project64/Source/Project64-core/N64System/Mips/MemoryVirtualMem.h

197 lines
6.8 KiB
C
Raw Normal View History

2012-12-19 09:30:18 +00:00
#pragma once
#include <Project64-core\N64System\Mips\MemoryVirtualMem.h>
2015-12-06 09:59:58 +00:00
#include "TranslateVaddr.h"
#include <Project64-core\N64System\Recompiler\RecompilerOps.h>
#include <Project64-core\N64System\Interpreter\InterpreterOps.h>
#include <Project64-core\N64System\Mips\PifRam.h>
#include <Project64-core\N64System\Mips\FlashRam.h>
#include <Project64-core\N64System\Mips\Sram.h>
#include <Project64-core\N64System\Mips\Dma.h>
2022-04-18 11:27:59 +00:00
#include <Project64-core\N64System\MemoryHandler\AudioInterfaceHandler.h>
#include <Project64-core\N64System\MemoryHandler\CartridgeDomain2Address1Handler.h>
2022-02-21 11:26:25 +00:00
#include <Project64-core\N64System\MemoryHandler\DisplayControlRegHandler.h>
2022-03-04 12:23:30 +00:00
#include <Project64-core\N64System\MemoryHandler\MIPSInterfaceHandler.h>
#include <Project64-core\N64System\MemoryHandler\PeripheralInterfaceHandler.h>
#include <Project64-core\N64System\MemoryHandler\RDRAMInterfaceHandler.h>
2022-02-21 09:17:14 +00:00
#include <Project64-core\N64System\MemoryHandler\RDRAMRegistersHandler.h>
2022-04-18 11:27:59 +00:00
#include <Project64-core\N64System\MemoryHandler\RomMemoryHandler.h>
#include <Project64-core\N64System\MemoryHandler\SPRegistersHandler.h>
#include <Project64-core\N64System\MemoryHandler\VideoInterfaceHandler.h>
#include <Project64-core\Settings\GameSettings.h>
2012-12-19 09:30:18 +00:00
2016-06-04 23:42:49 +00:00
#ifdef __arm__
#include <sys/ucontext.h>
#endif
#ifndef _WIN32
#include <signal.h>
// siginfo_t
#endif
/*
* TODO: Have address translation functions here?
* `return` either the translated address or the mask to XOR by?
*
* This will help us gradually be able to port Project64 to big-endian CPUs.
* Currently it is written to assume 32-bit little-endian, like so:
*
* 0xAABBCCDD EEFFGGHH --> 0xDDCCBBAA HHGGFFEE
* GPR bits[63..0] b1b2b3b4 b5b6b7b8
*/
#if defined(__i386__) || defined(_M_IX86)
class CX86RecompilerOps;
#elif defined(__arm__) || defined(_M_ARM)
class CArmRecompilerOps;
#endif
class CMipsMemoryVM :
public CTransVaddr,
private R4300iOp,
public CPifRam,
private CFlashram,
private CSram,
public CDMA,
private CGameSettings
{
public:
CMipsMemoryVM(CN64System & System, bool SavesReadOnly);
~CMipsMemoryVM();
static void ReserveMemory();
static void FreeReservedMemory();
2022-01-03 23:56:14 +00:00
bool Initialize(bool SyncSystem);
void Reset(bool EraseMemory);
uint8_t * Rdram() const { return m_RDRAM; }
uint32_t RdramSize() const { return m_AllocatedRdramSize; }
uint8_t * Dmem() const { return m_DMEM; }
uint8_t * Imem() const { return m_IMEM; }
uint8_t * PifRam() { return &m_PifRam[0]; }
CSram * GetSram();
CFlashram * GetFlashram();
2022-01-03 23:56:14 +00:00
bool LB_VAddr(uint32_t VAddr, uint8_t & Value);
bool LH_VAddr(uint32_t VAddr, uint16_t & Value);
bool LW_VAddr(uint32_t VAddr, uint32_t & Value);
bool LD_VAddr(uint32_t VAddr, uint64_t & Value);
2022-01-03 23:56:14 +00:00
bool SB_VAddr(uint32_t VAddr, uint8_t Value);
bool SH_VAddr(uint32_t VAddr, uint16_t Value);
bool SW_VAddr(uint32_t VAddr, uint32_t Value);
bool SD_VAddr(uint32_t VAddr, uint64_t Value);
int32_t MemoryFilter(uint32_t dwExptCode, void * lpExceptionPointer);
2022-01-03 23:56:14 +00:00
2016-06-04 23:42:49 +00:00
#ifndef _WIN32
static bool SetupSegvHandler(void);
2016-06-04 23:42:49 +00:00
static void segv_handler(int signal, siginfo_t *siginfo, void *sigcontext);
#endif
// Protect the memory from being written to
2022-01-03 23:56:14 +00:00
void ProtectMemory(uint32_t StartVaddr, uint32_t EndVaddr);
void UnProtectMemory(uint32_t StartVaddr, uint32_t EndVaddr);
// Functions for TLB notification
void TLB_Mapped(uint32_t VAddr, uint32_t Len, uint32_t PAddr, bool bReadOnly);
void TLB_Unmaped(uint32_t Vaddr, uint32_t Len);
// CTransVaddr interface
bool TranslateVaddr(uint32_t VAddr, uint32_t &PAddr) const;
bool ValidVaddr(uint32_t VAddr) const;
bool VAddrToRealAddr(uint32_t VAddr, void * &RealAddress) const;
// Labels
const char * LabelName(uint32_t Address) const;
AudioInterfaceHandler & AudioInterface(void) { return m_AudioInterfaceHandler; }
VideoInterfaceHandler & VideoInterface(void) { return m_VideoInterfaceHandler; }
private:
CMipsMemoryVM();
CMipsMemoryVM(const CMipsMemoryVM&);
CMipsMemoryVM& operator=(const CMipsMemoryVM&);
2012-12-18 10:43:29 +00:00
#if defined(__i386__) || defined(_M_IX86)
2016-11-27 20:28:13 +00:00
friend class CX86RecompilerOps;
#elif defined(__arm__) || defined(_M_ARM)
2016-11-27 20:28:13 +00:00
friend class CArmRegInfo;
friend class CArmRecompilerOps;
#endif
static void RdramChanged(CMipsMemoryVM * _this);
static void ChangeSpStatus();
static void ChangeMiIntrMask();
bool LB_NonMemory(uint32_t PAddr, uint32_t * Value, bool SignExtend);
bool LH_NonMemory(uint32_t PAddr, uint32_t * Value, bool SignExtend);
bool LW_NonMemory(uint32_t PAddr, uint32_t * Value);
bool SB_NonMemory(uint32_t PAddr, uint8_t Value);
bool SH_NonMemory(uint32_t PAddr, uint16_t Value);
bool SW_NonMemory(uint32_t PAddr, uint32_t Value);
static void Load32CartridgeDomain1Address1(void);
static void Load32CartridgeDomain1Address3(void);
static void Load32CartridgeDomain2Address2(void);
2015-12-21 21:15:26 +00:00
static void Load32PifRam(void);
2015-12-21 09:45:08 +00:00
static void Write32CartridgeDomain2Address2(void);
2015-12-22 08:04:55 +00:00
static void Write32PifRam(void);
2015-12-21 21:35:06 +00:00
2016-06-04 23:42:49 +00:00
#if defined(__i386__) || defined(_M_IX86)
typedef struct _X86_CONTEXT
2016-06-04 23:42:49 +00:00
{
uint32_t * Edi;
uint32_t * Esi;
uint32_t * Ebx;
uint32_t * Edx;
uint32_t * Ecx;
uint32_t * Eax;
uint32_t * Eip;
uint32_t * Esp;
uint32_t * Ebp;
} X86_CONTEXT;
static bool FilterX86Exception(uint32_t MemAddress, X86_CONTEXT & context);
#endif
#ifdef __arm__
static void DumpArmExceptionInfo(uint32_t MemAddress, mcontext_t & context);
2016-06-04 23:42:49 +00:00
static bool FilterArmException(uint32_t MemAddress, mcontext_t & context);
#endif
void FreeMemory();
2012-12-18 10:43:29 +00:00
2022-01-03 23:56:14 +00:00
static uint8_t * m_Reserve1, *m_Reserve2;
2022-03-04 12:23:30 +00:00
CRegisters & m_Reg;
AudioInterfaceHandler m_AudioInterfaceHandler;
CartridgeDomain2Address1Handler m_CartridgeDomain2Address1Handler;
2022-02-21 11:26:25 +00:00
DisplayControlRegHandler m_DPCommandRegistersHandler;
2022-03-04 12:23:30 +00:00
MIPSInterfaceHandler m_MIPSInterfaceHandler;
2022-02-21 09:17:14 +00:00
PeripheralInterfaceHandler m_PeripheralInterfaceHandler;
2022-04-18 11:27:59 +00:00
RomMemoryHandler m_RomMemoryHandler;
2022-03-04 12:23:30 +00:00
RDRAMInterfaceHandler m_RDRAMInterfaceHandler;
2022-02-21 09:17:14 +00:00
RDRAMRegistersHandler m_RDRAMRegistersHandler;
SerialInterfaceHandler m_SerialInterfaceHandler;
SPRegistersHandler m_SPRegistersHandler;
VideoInterfaceHandler m_VideoInterfaceHandler;
2022-01-03 23:56:14 +00:00
uint8_t * m_RDRAM, *m_DMEM, *m_IMEM;
uint32_t m_AllocatedRdramSize;
bool m_DDRomMapped;
uint8_t * m_DDRom;
uint32_t m_DDRomSize;
2022-01-03 23:56:14 +00:00
mutable char m_strLabelName[100];
size_t * m_TLB_ReadMap;
size_t * m_TLB_WriteMap;
size_t * m_MemoryReadMap;
size_t * m_MemoryWriteMap;
2015-12-21 09:45:08 +00:00
static uint32_t m_MemLookupAddress;
static MIPS_DWORD m_MemLookupValue;
static bool m_MemLookupValid;
static uint32_t RegModValue;
};