.. |
dyna
|
rec: avoid div32 crash when dividing by 0
|
2020-11-21 20:46:40 +01:00 |
interpr
|
sh4: promote opcode 0 as regular NOP
|
2020-11-21 20:06:59 +01:00 |
modules
|
savestate: save sq_remap, save aw cart state, fix lr aw format
|
2020-07-06 16:28:53 +02:00 |
fsca-table.h
|
Moving code around, cleanups
|
2013-12-28 22:20:08 +01:00 |
sh4_cache.h
|
sh4: implement C and WT MMU bits in cache. Use mem handlers everywhere
|
2020-06-24 15:23:47 +02:00 |
sh4_core.h
|
sh4 ocache implementation. IC and OC address/data read/write in P4
|
2020-06-12 17:35:14 +02:00 |
sh4_core_regs.cpp
|
sh4 ocache implementation. IC and OC address/data read/write in P4
|
2020-06-12 17:35:14 +02:00 |
sh4_if.h
|
fix all known div32 issues
|
2020-06-06 18:53:47 +02:00 |
sh4_interpreter.h
|
arm64: check CpuRunning at end of each timeslice. clean up
|
2020-04-24 19:56:38 +02:00 |
sh4_interrupts.cpp
|
Replace DECL_ALIGN macros by alignas
|
2020-02-27 22:17:33 +01:00 |
sh4_interrupts.h
|
clean up
|
2019-08-31 17:36:34 +02:00 |
sh4_mem.cpp
|
sh4: implement C and WT MMU bits in cache. Use mem handlers everywhere
|
2020-06-24 15:23:47 +02:00 |
sh4_mem.h
|
sh4: implement C and WT MMU bits in cache. Use mem handlers everywhere
|
2020-06-24 15:23:47 +02:00 |
sh4_mmr.cpp
|
sh4 ocache implementation. IC and OC address/data read/write in P4
|
2020-06-12 17:35:14 +02:00 |
sh4_mmr.h
|
sh4 icache implementation. move aica out of sh4/interp.
|
2020-06-09 12:02:01 +02:00 |
sh4_opcode.h
|
Merge branch 'androidui'
|
2013-12-28 22:28:50 +01:00 |
sh4_opcode_list.cpp
|
sh4: promote opcode 0 as regular NOP
|
2020-11-21 20:06:59 +01:00 |
sh4_opcode_list.h
|
rename and clean up
|
2019-08-30 23:35:10 +02:00 |
sh4_rom.cpp
|
Split CFLAGS/CXXFLAGS on core.mk, warning fixes
|
2014-05-12 20:53:43 +03:00 |
sh4_rom.h
|
Moving code around, cleanups
|
2013-12-28 22:20:08 +01:00 |
sh4_sched.cpp
|
Cleanup compiler warnings (mostly sign-compare)
|
2020-03-30 23:00:43 +02:00 |
sh4_sched.h
|
Cleanup compiler warnings (mostly sign-compare)
|
2020-03-30 23:00:43 +02:00 |