2015-06-27 02:38:47 +00:00
|
|
|
auto SuperFX::stop() -> void {
|
Update to v098r11 release.
byuu says:
Changelog:
- fixed nall/path.hpp compilation issue
- fixed ruby/audio/xaudio header declaration compilation issue (again)
- cleaned up xaudio2.hpp file to match my coding syntax (12.5% of the
file was whitespace overkill)
- added null terminator entry to nall/windows/utf8.hpp argc[] array
- nall/windows/guid.hpp uses the Windows API for generating the GUID
- this should stop all the bug reports where two nall users were
generating GUIDs at the exact same second
- fixed hiro/cocoa compilation issue with uint# types
- fixed major higan/sfc Super Game Boy audio latency issue
- fixed higan/sfc CPU core bug with pei, [dp], [dp]+y instructions
- major cleanups to higan/processor/r65816 core
- merged emulation/native-mode opcodes
- use camel-case naming on memory.hpp functions
- simplify address masking code for memory.hpp functions
- simplify a few opcodes themselves (avoid redundant copies, etc)
- rename regs.* to r.* to match modern convention of other CPU cores
- removed device.order<> concept from Emulator::Interface
- cores will now do the translation to make the job of the UI easier
- fixed plurality naming of arrays in Emulator::Interface
- example: emulator.ports[p].devices[d].inputs[i]
- example: vector<Medium> media
- probably more surprises
Major show-stoppers to the next official release:
- we need to work on GB core improvements: LY=153/0 case, multiple STAT
IRQs case, GBC audio output regs, etc.
- we need to re-add software cursors for light guns (Super Scope,
Justifier)
- after the above, we need to fix the turbo button for the Super Scope
I really have no idea how I want to implement the light guns. Ideally,
we'd want it in higan/video, so we can support the NES Zapper with the
same code. But this isn't going to be easy, because only the SNES knows
when its output is interlaced, and its resolutions can vary as
{256,512}x{224,240,448,480} which requires pixel doubling that was
hard-coded to the SNES-specific behavior, but isn't appropriate to be
exposed in higan/video.
2016-05-25 11:13:02 +00:00
|
|
|
cpu.r.irq = 1;
|
2012-04-29 06:16:44 +00:00
|
|
|
}
|
2010-08-09 13:28:56 +00:00
|
|
|
|
2015-06-27 02:38:47 +00:00
|
|
|
auto SuperFX::color(uint8 source) -> uint8 {
|
2010-08-09 13:28:56 +00:00
|
|
|
if(regs.por.highnibble) return (regs.colr & 0xf0) | (source >> 4);
|
|
|
|
if(regs.por.freezehigh) return (regs.colr & 0xf0) | (source & 0x0f);
|
|
|
|
return source;
|
|
|
|
}
|
|
|
|
|
2015-06-27 02:38:47 +00:00
|
|
|
auto SuperFX::plot(uint8 x, uint8 y) -> void {
|
2010-08-09 13:28:56 +00:00
|
|
|
uint8 color = regs.colr;
|
|
|
|
|
|
|
|
if(regs.por.dither && regs.scmr.md != 3) {
|
|
|
|
if((x ^ y) & 1) color >>= 4;
|
|
|
|
color &= 0x0f;
|
|
|
|
}
|
|
|
|
|
|
|
|
if(!regs.por.transparent) {
|
|
|
|
if(regs.scmr.md == 3) {
|
|
|
|
if(regs.por.freezehigh) {
|
|
|
|
if((color & 0x0f) == 0) return;
|
|
|
|
} else {
|
|
|
|
if(color == 0) return;
|
|
|
|
}
|
|
|
|
} else {
|
|
|
|
if((color & 0x0f) == 0) return;
|
|
|
|
}
|
|
|
|
}
|
|
|
|
|
|
|
|
uint16 offset = (y << 5) + (x >> 3);
|
|
|
|
if(offset != pixelcache[0].offset) {
|
|
|
|
pixelcache_flush(pixelcache[1]);
|
|
|
|
pixelcache[1] = pixelcache[0];
|
|
|
|
pixelcache[0].bitpend = 0x00;
|
|
|
|
pixelcache[0].offset = offset;
|
|
|
|
}
|
|
|
|
|
|
|
|
x = (x & 7) ^ 7;
|
|
|
|
pixelcache[0].data[x] = color;
|
|
|
|
pixelcache[0].bitpend |= 1 << x;
|
|
|
|
if(pixelcache[0].bitpend == 0xff) {
|
|
|
|
pixelcache_flush(pixelcache[1]);
|
|
|
|
pixelcache[1] = pixelcache[0];
|
|
|
|
pixelcache[0].bitpend = 0x00;
|
|
|
|
}
|
|
|
|
}
|
|
|
|
|
2015-06-27 02:38:47 +00:00
|
|
|
auto SuperFX::rpix(uint8 x, uint8 y) -> uint8 {
|
2010-08-09 13:28:56 +00:00
|
|
|
pixelcache_flush(pixelcache[1]);
|
|
|
|
pixelcache_flush(pixelcache[0]);
|
|
|
|
|
|
|
|
unsigned cn; //character number
|
|
|
|
switch(regs.por.obj ? 3 : regs.scmr.ht) {
|
2013-05-05 09:21:30 +00:00
|
|
|
case 0: cn = ((x & 0xf8) << 1) + ((y & 0xf8) >> 3); break;
|
|
|
|
case 1: cn = ((x & 0xf8) << 1) + ((x & 0xf8) >> 1) + ((y & 0xf8) >> 3); break;
|
|
|
|
case 2: cn = ((x & 0xf8) << 1) + ((x & 0xf8) << 0) + ((y & 0xf8) >> 3); break;
|
|
|
|
case 3: cn = ((y & 0x80) << 2) + ((x & 0x80) << 1) + ((y & 0x78) << 1) + ((x & 0x78) >> 3); break;
|
2010-08-09 13:28:56 +00:00
|
|
|
}
|
|
|
|
unsigned bpp = 2 << (regs.scmr.md - (regs.scmr.md >> 1)); // = [regs.scmr.md]{ 2, 4, 4, 8 };
|
|
|
|
unsigned addr = 0x700000 + (cn * (bpp << 3)) + (regs.scbr << 10) + ((y & 0x07) * 2);
|
|
|
|
uint8 data = 0x00;
|
|
|
|
x = (x & 7) ^ 7;
|
|
|
|
|
|
|
|
for(unsigned n = 0; n < bpp; n++) {
|
|
|
|
unsigned byte = ((n >> 1) << 4) + (n & 1); // = [n]{ 0, 1, 16, 17, 32, 33, 48, 49 };
|
2015-06-28 08:44:56 +00:00
|
|
|
step(regs.clsr ? 5 : 6);
|
2011-01-16 13:17:45 +00:00
|
|
|
data |= ((bus_read(addr + byte) >> x) & 1) << n;
|
2010-08-09 13:28:56 +00:00
|
|
|
}
|
|
|
|
|
|
|
|
return data;
|
|
|
|
}
|
|
|
|
|
2015-06-27 02:38:47 +00:00
|
|
|
auto SuperFX::pixelcache_flush(pixelcache_t& cache) -> void {
|
2010-08-09 13:28:56 +00:00
|
|
|
if(cache.bitpend == 0x00) return;
|
|
|
|
|
|
|
|
uint8 x = cache.offset << 3;
|
|
|
|
uint8 y = cache.offset >> 5;
|
|
|
|
|
|
|
|
unsigned cn; //character number
|
|
|
|
switch(regs.por.obj ? 3 : regs.scmr.ht) {
|
2013-05-05 09:21:30 +00:00
|
|
|
case 0: cn = ((x & 0xf8) << 1) + ((y & 0xf8) >> 3); break;
|
|
|
|
case 1: cn = ((x & 0xf8) << 1) + ((x & 0xf8) >> 1) + ((y & 0xf8) >> 3); break;
|
|
|
|
case 2: cn = ((x & 0xf8) << 1) + ((x & 0xf8) << 0) + ((y & 0xf8) >> 3); break;
|
|
|
|
case 3: cn = ((y & 0x80) << 2) + ((x & 0x80) << 1) + ((y & 0x78) << 1) + ((x & 0x78) >> 3); break;
|
2010-08-09 13:28:56 +00:00
|
|
|
}
|
|
|
|
unsigned bpp = 2 << (regs.scmr.md - (regs.scmr.md >> 1)); // = [regs.scmr.md]{ 2, 4, 4, 8 };
|
|
|
|
unsigned addr = 0x700000 + (cn * (bpp << 3)) + (regs.scbr << 10) + ((y & 0x07) * 2);
|
|
|
|
|
|
|
|
for(unsigned n = 0; n < bpp; n++) {
|
|
|
|
unsigned byte = ((n >> 1) << 4) + (n & 1); // = [n]{ 0, 1, 16, 17, 32, 33, 48, 49 };
|
|
|
|
uint8 data = 0x00;
|
|
|
|
for(unsigned x = 0; x < 8; x++) data |= ((cache.data[x] >> n) & 1) << x;
|
|
|
|
if(cache.bitpend != 0xff) {
|
2015-06-28 08:44:56 +00:00
|
|
|
step(regs.clsr ? 5 : 6);
|
2010-08-09 13:28:56 +00:00
|
|
|
data &= cache.bitpend;
|
2011-01-16 13:17:45 +00:00
|
|
|
data |= bus_read(addr + byte) & ~cache.bitpend;
|
2010-08-09 13:28:56 +00:00
|
|
|
}
|
2015-06-28 08:44:56 +00:00
|
|
|
step(regs.clsr ? 5 : 6);
|
2011-01-16 13:17:45 +00:00
|
|
|
bus_write(addr + byte, data);
|
2010-08-09 13:28:56 +00:00
|
|
|
}
|
|
|
|
|
|
|
|
cache.bitpend = 0x00;
|
|
|
|
}
|