Jaklyy
|
26a6e887ad
|
aarch64 neon impl take one
fingers crossed it compiles!
|
2024-10-16 22:26:56 -04:00 |
|
Jaklyy
|
d7212643f1
|
move arm9 code fetches into the cycle add routine
setting up for re-adding interlocks
|
2024-10-16 12:21:48 -04:00 |
|
Jaklyy
|
9f2b097e96
|
Merge branch 'less-ambitious-timing-rework' into chemical-x
|
2024-10-15 22:36:29 -04:00 |
|
Jaklyy
|
52ddaa73cf
|
fix resets
|
2024-10-15 22:36:21 -04:00 |
|
Jaklyy
|
21763ceed3
|
reduce memtimings lut granularity
|
2024-10-15 21:20:10 -04:00 |
|
Jaklyy
|
c605c93d8e
|
still dumb
|
2024-10-15 21:08:46 -04:00 |
|
Jaklyy
|
3fcdc45029
|
Merge branch 'less-ambitious-timing-rework' into chemical-x
|
2024-10-15 21:08:13 -04:00 |
|
Jaklyy
|
c00b188c05
|
im dumb
|
2024-10-15 21:08:07 -04:00 |
|
Jaklyy
|
460fd45aed
|
remove some old code
|
2024-10-15 20:27:09 -04:00 |
|
Jaklyy
|
bb2727b786
|
Merge branch 'less-ambitious-timing-rework' into chemical-x
|
2024-10-15 20:25:16 -04:00 |
|
Jaklyy
|
05c153e9ab
|
Merge branch 'interpreter-fixes' into less-ambitious-timing-rework
|
2024-10-15 20:23:14 -04:00 |
|
Jaklyy
|
5f003eb967
|
fix builds with jit disabled
|
2024-10-15 20:23:03 -04:00 |
|
Jaklyy
|
d476593eec
|
add notes
|
2024-10-15 12:40:35 -04:00 |
|
Jaklyy
|
d8d2fcd94a
|
more optimizations
|
2024-10-14 23:43:11 -04:00 |
|
Jaklyy
|
263dd20ec3
|
nvmnvmnvm
|
2024-10-14 22:48:25 -04:00 |
|
Jaklyy
|
ca7d938bb1
|
update for new write buffer implementation
|
2024-10-14 20:18:23 -04:00 |
|
Jaklyy
|
9f3ebeafa7
|
Merge branch 'less-ambitious-timing-rework' into chemical-x
|
2024-10-14 20:16:58 -04:00 |
|
Jaklyy
|
026719acef
|
improve timing model
|
2024-10-14 20:15:03 -04:00 |
|
Jaklyy
|
f74c21d110
|
Merge branch 'less-ambitious-timing-rework' into chemical-x
|
2024-10-13 20:07:04 -04:00 |
|
Jaklyy
|
801f43dfc5
|
reimplement codemem
i dont feel like i actually had a good reason for disabling this...
|
2024-10-13 20:06:39 -04:00 |
|
Jaklyy
|
1afefdce1d
|
use sse for set lookups
|
2024-10-13 08:39:07 -04:00 |
|
Jaklyy
|
206fc94d68
|
Merge branch 'interpreter-fixes' into less-ambitious-timing-rework
|
2024-10-12 14:35:28 -04:00 |
|
Jaklyy
|
e0e78a2bc8
|
make empty r-list instructions a bit nicer
pass bools as a single u8 instead and combine thumb and restore cpsr flags since they're mutually exclusive
|
2024-10-12 11:10:06 -04:00 |
|
Jaklyy
|
a8722d8c56
|
tcms shouldn't be cacheable
|
2024-10-11 02:47:41 -04:00 |
|
Jaklyy
|
6b8671d80a
|
Merge branch 'less-ambitious-timing-rework' into chemical-x
|
2024-10-11 02:05:44 -04:00 |
|
Jaklyy
|
9f6cbd8e84
|
implement drain write buffer cache command
|
2024-10-10 23:24:20 -04:00 |
|
Jaklyy
|
3d246ddf73
|
tcms just aren't bufferable
|
2024-10-10 22:54:33 -04:00 |
|
Jaklyy
|
34bba2589e
|
tcm (and cache?) reads dont trigger write buffer drains
additionally drains are triggered even in no cache + no buffer regions despite documentation not specifying such
|
2024-10-10 20:52:47 -04:00 |
|
Jaklyy
|
5c120f45ee
|
Merge branch 'interpreter-fixes' into less-ambitious-timing-rework
|
2024-10-10 20:34:00 -04:00 |
|
Jaklyy
|
787d0c9afc
|
mrc r15 updates flags
also my prior implementation made mrc w/ r15 raise an exception by accident
oops!
|
2024-10-10 11:09:07 -04:00 |
|
Jaklyy
|
93dce82b07
|
implement cmp with "rd == 15" on arm9
cmp and friends with bits 12-15 set to 1 borrow characteristics from their legacy 26 bit p variants
thumb version does nothing of note
|
2024-10-10 10:48:17 -04:00 |
|
Jaklyy
|
3870216fd0
|
correction:
|
2024-10-10 03:53:51 -04:00 |
|
Jaklyy
|
53b38c363f
|
ok no it didn't lie to me
|
2024-10-10 03:32:53 -04:00 |
|
Jaklyy
|
e25dca0030
|
writing to the write buffer has a 1 cycle delay before it can be done again
|
2024-10-10 03:14:01 -04:00 |
|
Jaklyy
|
633572e5cc
|
Merge branch 'less-ambitious-timing-rework' into chemical-x
|
2024-10-10 02:20:17 -04:00 |
|
Jaklyy
|
2c3ef9f903
|
writing to the write buffer seems to require bus cycle alignment
|
2024-10-10 02:20:02 -04:00 |
|
Jaklyy
|
60234a96b8
|
im dumb
|
2024-10-09 18:10:02 -04:00 |
|
Jaklyy
|
0638c41220
|
Merge branch 'less-ambitious-timing-rework' into chemical-x
|
2024-10-09 18:06:23 -04:00 |
|
Jaklyy
|
746f6edb0a
|
should addr writes to the fifo take 1 cycle? probably?
|
2024-10-09 18:06:17 -04:00 |
|
Jaklyy
|
f2bc0fae4d
|
cache imp
|
2024-10-09 18:05:26 -04:00 |
|
Jaklyy
|
225bd50e13
|
Merge branch 'less-ambitious-timing-rework' into chemical-x
|
2024-10-09 17:56:10 -04:00 |
|
Jaklyy
|
35c382acab
|
jit
|
2024-10-09 17:51:00 -04:00 |
|
Jaklyy
|
9cf065e54f
|
idk
|
2024-10-09 17:47:08 -04:00 |
|
Jaklyy
|
6e30cf3bfb
|
functional write buffer prototype
|
2024-10-09 17:46:50 -04:00 |
|
Nadia Holmquist Pedersen
|
216b8e045d
|
fix audio interpolation setting range
|
2024-10-07 11:28:58 +02:00 |
|
RSDuck
|
30441fed24
|
do not restore fullscreen state from saved geometry
|
2024-10-06 19:00:54 +02:00 |
|
RSDuck
|
aa443c8846
|
fix #2083 and minor cleanup
|
2024-10-06 17:33:03 +02:00 |
|
RSDuck
|
f13c70d028
|
fix blow noise input
(microphone input takes signed values)
|
2024-10-01 19:52:10 +02:00 |
|
Jaklyy
|
286de74666
|
Merge branch 'less-ambitious-timing-rework' into chemical-x
|
2024-09-29 22:43:38 -04:00 |
|
Jaklyy
|
c62f0f1244
|
Merge branch 'interpreter-fixes' into less-ambitious-timing-rework
|
2024-09-29 22:42:40 -04:00 |