f73c8fe947
[a64] Implement `OPCODE_SWIZZLE`
2024-06-23 14:00:24 -07:00
c4b263894d
[a64] Implement `PERMUTE_I32`
2024-06-23 14:00:24 -07:00
b532ab5f48
[a64] Implement `PERMUTE_V128`(int8)
2024-06-23 14:00:24 -07:00
50d7ad5114
[a64] Fix non-const MUL_I32
...
Was picking up `W0` rather than src1
2024-06-23 14:00:24 -07:00
866ce9756a
[a64] Fix signed MUL_HI
2024-06-23 14:00:24 -07:00
1bdc243e05
[a64] Fix ADDC carry-bit assignment
2024-06-23 14:00:24 -07:00
6f0ff9e54b
[a64] Preserve X0 when resolving functions
...
Fixes indirect branches
2024-06-23 14:00:24 -07:00
31b2ccd3bb
[a64] Protect address-generation from imm-overflow
2024-06-23 14:00:24 -07:00
c495fe726f
[PPC] Add a64 backend testing support
2024-06-23 14:00:24 -07:00
fbc306f702
[a64] Implement multi-arch capstone support
2024-06-23 14:00:24 -07:00
6e83e2a42d
[a64] Fix instruction constant generation
...
Fixes some offset generation as well
2024-06-23 14:00:24 -07:00
dc6666d4d2
[a64] Update guest calling conventions
...
Guest-function calls will use W17 for indirect calls
2024-06-23 14:00:24 -07:00
fd32c0e959
[a64] Fix 32-bit store
...
You wouldn't believe how much time this bug costed me
2024-06-23 14:00:24 -07:00
2d093ae4ba
[a64] Use `offsetof` to reload membase
2024-06-23 14:00:24 -07:00
47665fddb8
[a64] Compute memory offsets as 32-bit registers
...
Additionally fixes some instruction forms to use the more general `STR` instruction with an offset
2024-06-23 14:00:24 -07:00
b18f2fffff
[a64] Fix up-casting zero/sign extensions
2024-06-23 14:00:24 -07:00
c6a7270a06
[a64] Fix external function call arguments
...
`x0` was loading the thunk rather than using `xip`
Fixes lots of init bugs!
2024-06-23 14:00:24 -07:00
e4d3b2a484
[a64] Increase function code size to 1MiB
2024-06-23 14:00:24 -07:00
ba924feea5
[a64] Fix immediates being too large
...
These instructions need to use an extra register to generate their constants if they are too large
2024-06-23 14:00:24 -07:00
540344fd27
[a64] Fix `EmitGetCurrentThreadId` type
...
16-bit word rather than 8-bit
2024-06-23 14:00:24 -07:00
906d0c6590
[a64] Remove standard prolog/epilog from thunks
...
Fixes callstacks!!!!
2024-06-23 14:00:24 -07:00
49f9edbfab
[a64] Reorganize guest register allocation
...
Share a somewhat similar calling convention as ARM64
2024-06-23 14:00:24 -07:00
0f9769baac
[a64] Refactor `REV{16,32}` to `REV`
...
Derive the reversal-size from the register-size.
REV32 is also the wrong one to be using here since it will reverse the bytes of upper and lower 32-bit words.
2024-06-23 14:00:24 -07:00
52b259369e
[a64] Fix `ComputeMemoryAddress{Offset}` register stomp
...
`W1` is a possible HIR register allocation and using W1 here was stomping over it. Don't use W1, use the provided "scratch" register.
2024-06-23 14:00:24 -07:00
647d26c20a
[a64] Implement `OPCODE_ATOMIC_COMPARE_EXCHANGE`
2024-06-23 14:00:24 -07:00
cf6c2c2aee
[a64] Implement `OPCODE_ATOMIC_EXCHANGE`
2024-06-23 14:00:23 -07:00
d656c5b462
[a64] Implement `OPCODE_{LOAD,STORE}_LOCAL`
2024-06-23 14:00:23 -07:00
8a1e343c3b
[a64] Implement `OPCODE_MEMORY_BARRIER`
2024-06-23 14:00:23 -07:00
8836eb2892
[a64] Implement `OPCODE_MEMSET`
2024-06-23 14:00:23 -07:00
4f5c640f3c
[a64] Refactor `REV{32,64}` to `REV`
...
Let the register type determine the reverse-size
REV32 was also the wrong instruction to use.
2024-06-23 14:00:23 -07:00
2b3147b2ed
[a64] Fix `CallIndirect` return address
...
Should be `GUEST_RET_ADDR` not `GUEST_CALL_RET_ADDR`.
2024-06-23 14:00:23 -07:00
8b4b713e0e
[a64] Remove redundant zero-extension during address computation
...
Also changes the register to X3 by default
2024-06-23 14:00:23 -07:00
018e484d6b
[a64] Implement `OPCODE_{LOAD,STORE}_MMIO`
2024-06-23 14:00:23 -07:00
b5d55e1464
[a64] Refactor XSP to SP
2024-06-23 14:00:23 -07:00
5bff71f143
[a64] Fix emitted function prolog/epilog
2024-06-23 14:00:23 -07:00
6a5f4611e2
[a64] Update Membase and Context register
2024-06-23 14:00:23 -07:00
c428d79e18
[a64] Refactor thunk prolog/epilog
2024-06-23 14:00:23 -07:00
9ec4b68cae
[a64] Optimize Volatile/NonVolatile push/pop
2024-06-23 14:00:23 -07:00
17987ca755
[a64] Use `X4` for address-generation veneer
2024-06-23 14:00:23 -07:00
9b70ea07ef
[a64] Draft Windows-ARM64 stack unwinding data
...
Things still get weird at the thunks, but this allows for callstacks between-to-guest calls
2024-06-23 14:00:23 -07:00
a1741bf609
[a64] Pad code cache with `0x00` bytes
2024-06-23 14:00:23 -07:00
dfa5bdbafb
[a64] Fix ResolveFunctionThunk call
...
Resolving the function puts it into X0 and should be called immediately after.
We were just calling ResolveFunction on ResolveFunction recursively
2024-06-23 14:00:23 -07:00
65288d5796
[a64] Fix resetting of labels during Emplace
...
On the x64 side, this is the same as the `reset()` function resetting the label-manager
2024-06-23 14:00:23 -07:00
5b8ac36aa6
[a64] Fix ResolveFunction thunk
...
Register was getting stomped over
2024-06-23 14:00:23 -07:00
725ea3d08c
[a64] Implement control sequences
...
Implements control sequences such as conditional branching, breaking, and trapping
2024-06-23 14:00:23 -07:00
8257740d21
[a64] Implement HIR Branch labeling
...
Adds support for HIR labels to create actual oaknut labels
2024-06-23 14:00:23 -07:00
e5fd3d340c
[a64] Implement `OPCODE_PACK`(SHORT)
...
Fails unit tests due to subtle rounding errors
`SHORT_4` unit-test is missing but implementation is the same as `SHORT_4`
2024-06-23 14:00:23 -07:00
3b2612bfc0
[a64] Implement `OPCODE_PACK`(FLOAT16)
...
Fails the unit tests due to subtle rounding errors
2024-06-23 14:00:23 -07:00
e62f3f31d4
[a64] Fix native vector calls
...
Arguments need to be pointers stored in X0, X1, X2, ... rather than bassed directly in Q0, Q1 etc.
There are no unit tests for these functions in particular.
2024-06-23 14:00:23 -07:00
35e8a809b1
[a64] Implement `OPCODE_VECTOR_ADD`
...
There is quite literally an instruction for each and every one of these cases.
Passes unit tests
2024-06-23 14:00:23 -07:00
Wunkolo