DrChat
|
1dba231049
|
[Vulkan] Handle primitive reset index on copy
|
2018-02-16 18:31:43 -06:00 |
|
DrChat
|
776b5eff36
|
[Vulkan] BufferCache: Add VertexBuffer struct
|
2018-02-16 16:51:32 -06:00 |
|
DrChat
|
db53559611
|
Merge branch 'master'
|
2018-02-16 16:34:17 -06:00 |
|
DrChat
|
43f9cebb0c
|
[JIT] Rewrite CNTLZ and remove one branch
|
2018-02-16 12:51:39 -06:00 |
|
DrChat
|
e4bc596887
|
[Base] Faster copy-and-swap routines
|
2018-02-15 21:14:52 -06:00 |
|
DrChat
|
30e0a258e4
|
[Vulkan] Buffers typically aren't aligned.
|
2018-02-15 17:05:54 -06:00 |
|
DrChat
|
abd21e5034
|
[Vulkan] Update the loader to SDK 1.0.68.0
|
2018-02-15 11:14:47 -06:00 |
|
DrChat
|
ec501a32c6
|
[JIT] Apply the same ZeroExtend/Truncate to rlwimix and rlwnmx
|
2018-02-14 22:05:54 -06:00 |
|
DrChat
|
0cc2b0fc9f
|
[Core] Protect the last 64kb of memory
|
2018-02-14 21:58:05 -06:00 |
|
DrChat
|
310606d0f6
|
Merge branch 'master' into vk_vfetch
|
2018-02-14 20:31:31 -06:00 |
|
DrChat
|
b17d6f5088
|
[Base] Enable aligned copy and swap routines
|
2018-02-14 20:28:34 -06:00 |
|
DrChat
|
e54c24e150
|
[JIT] New opcodes: OPCODE_LOAD_OFFSET and OPCODE_STORE_OFFSET
These take full advantage of x86 addressing, and eliminate extra add operations.
|
2018-02-14 16:26:49 -06:00 |
|
DrChat
|
1de598e4ce
|
[JIT] Comment the offsets in PPCContext
|
2018-02-14 16:22:14 -06:00 |
|
DrChat
|
7818cdab60
|
[CPU] Check for RawModule memory allocation success
|
2018-02-14 16:21:16 -06:00 |
|
DrChat
|
02b5a07bc9
|
[JIT] rlwinmx: Use Truncate/ZeroExtend instead of And 0xFFFFFFFF
|
2018-02-14 13:50:57 -06:00 |
|
DrChat
|
bbafcc089d
|
[Travis] Fix Travis
|
2018-02-14 07:44:21 -06:00 |
|
DrChat
|
f203380040
|
[Travis] Update libvulkan version
|
2018-02-13 21:03:53 -06:00 |
|
DrChat
|
1d0b290c3d
|
[JIT] Remove all calls to ReloadMembase / ReloadContext (rcx/rdx free now)
|
2018-02-13 13:33:39 -06:00 |
|
DrChat
|
e2bbae3896
|
[JIT] Don't bother using a temp for constant addresses < 0x80000000
|
2018-02-13 13:09:40 -06:00 |
|
DrChat
|
2e0f99d49d
|
[Vulkan UI] CircularBuffer: Actually use provided alignment
|
2018-02-11 20:45:03 -06:00 |
|
DrChat
|
c9a5553fe9
|
[Vulkan] Upload entire vertex allocation into the transient cache (for now)
|
2018-02-11 20:43:32 -06:00 |
|
DrChat
|
d0460122f4
|
[Core] BaseHeap::QueryBaseAndSize
|
2018-02-10 21:58:44 -06:00 |
|
DrChat
|
44e03762f6
|
Formatting
|
2018-02-10 21:08:46 -06:00 |
|
DrChat
|
d015de4a84
|
[Vulkan] Smarter transient cache
Detect cases where requested vertex data has already been uploaded in a larger buffer
|
2018-02-10 21:08:17 -06:00 |
|
DrChat
|
e3787c05c1
|
[Core] QueryRegionInfo - report the original allocation size
|
2018-02-10 19:14:58 -06:00 |
|
DrChat
|
325599948a
|
[Core] Remove hardcoded type field from HeapAllocationInfo
|
2018-02-10 16:47:53 -06:00 |
|
DrChat
|
4db94473ec
|
[Core] Memory::GetPhysicalHeap
|
2018-02-10 16:45:06 -06:00 |
|
DrChat
|
5a637d6899
|
[Vulkan] Add VMA to Buffer Cache
|
2018-02-09 20:58:17 -06:00 |
|
DrChat
|
c7ffec3260
|
[GPU] Add unknown registers E00/E40 to register file
|
2018-02-09 20:57:51 -06:00 |
|
DrChat
|
3ad45f4186
|
[Vulkan] New docs for buffer cache
|
2018-02-09 20:57:26 -06:00 |
|
DrChat
|
a1677d34e1
|
[CPU] MMIOHandler IsRangeWatched now returns true if the entire range is watched.
|
2018-02-09 19:23:24 -06:00 |
|
DrChat
|
45ba1d0bf3
|
[Vulkan] Enforce semicolons on VK_SAFE_DESTROY
|
2018-02-09 18:52:21 -06:00 |
|
DrChat
|
190108dab6
|
[CPU] Add some more docs to MMIO handler functions
|
2018-02-09 18:26:12 -06:00 |
|
DrChat
|
7da973d9e6
|
[CPU] Handle cases in access watches where base addresses overlap
|
2018-02-09 17:21:35 -06:00 |
|
DrChat
|
455dfeb39f
|
[Vulkan] Use a static function for texture invalidation callbacks
|
2018-02-09 16:58:56 -06:00 |
|
DrChat
|
9e79babde0
|
Formatting.
|
2018-02-07 18:55:26 -06:00 |
|
DrChat
|
b38b9e43ea
|
[Vulkan] Don't bother re-hashing previously covered bindings
|
2018-02-07 18:40:41 -06:00 |
|
DrChat
|
7ea3381699
|
[Vulkan] texture_bindings_ -> texture_sets_
|
2018-02-07 18:40:12 -06:00 |
|
DrChat
|
26212bffb0
|
[x64 seq] Reuse the source variable rather than re-specifying the destination (to make things less confusing)
|
2018-01-24 20:57:11 -06:00 |
|
Justin Moore
|
5477b1e40f
|
Merge pull request #1069 from parkerlamb/context_fix
UI/Vulkan: Fixed graphics context recreation on HiDPI systems
|
2018-01-21 18:26:15 -06:00 |
|
Justin Moore
|
7db4d43c1d
|
Merge pull request #1059 from TheCubeMaster019/master
Allow computers with non-latin native codepages to build the project.
|
2018-01-21 15:43:19 -06:00 |
|
Parker Lamb
|
53ed82db71
|
UI/Vulkan: Fixed graphics context recreation on HiDPI systems.
|
2018-01-08 16:46:07 +00:00 |
|
DrChat
|
3e157972cc
|
[Vulkan] Add a few size checks on vertex bindings (max across all cards is 32)
|
2018-01-03 16:40:31 -06:00 |
|
DrChat
|
10f74fc45a
|
Merge branch 'master' into vk_vfetch
# Conflicts:
# src/xenia/gpu/spirv_shader_translator.cc
|
2018-01-01 18:30:29 -06:00 |
|
Dr. Chat
|
d512d4127f
|
[SPIR-V] Fix the build.
|
2018-01-01 15:00:37 -06:00 |
|
DrChat
|
c64916be94
|
Display a dialog if the emulator failed to launch a title specified on the command line.
|
2017-12-28 16:20:35 -06:00 |
|
DrChat
|
26f3100c23
|
[SPIR-V] Don't normalize denormalized 10/11/11 formats if not requested
|
2017-12-28 16:20:35 -06:00 |
|
Dr. Chat
|
bfc8ecbeaa
|
[XMA] Check for invalid packet number in ValidFrameOffset
|
2017-12-26 20:58:31 -06:00 |
|
DrChat
|
e5fd81b22f
|
[SPIR-V] Don't normalize denormalized 10/11/11 formats if not requested
|
2017-12-24 13:54:44 -06:00 |
|
DrChat
|
8784daf6bc
|
[Vulkan] Don't allocate textures if we don't know the format.
DTX5A = ATI1
|
2017-12-23 21:02:33 -06:00 |