Triang3l
|
43f34d804a
|
[D3D12] Load D3D dynamically
|
2018-10-23 19:21:01 +03:00 |
|
Triang3l
|
b81bb4d68c
|
[D3D12] Code cleanup
|
2018-10-23 16:42:53 +03:00 |
|
Triang3l
|
31e0581304
|
[D3D12] Indexed line loops
|
2018-10-23 13:36:03 +03:00 |
|
Triang3l
|
f8d3e0c82f
|
[D3D12] ROV: Small stencil-related cleanup
|
2018-10-21 22:14:48 +03:00 |
|
Triang3l
|
18ef1248f9
|
[D3D12] ROV: Use front face stencil for back face when needed
|
2018-10-19 11:55:01 +03:00 |
|
Triang3l
|
c1e78f6953
|
[D3D12] ROV: Broken stencil test
|
2018-10-19 11:33:50 +03:00 |
|
Triang3l
|
f48ea20880
|
[D3D12] ROV: Track which RTs and components have been actually written
|
2018-10-18 14:54:33 +03:00 |
|
Triang3l
|
1860bc6a59
|
[D3D12] Display whether ROV is actually used in the title
|
2018-10-17 17:53:37 +03:00 |
|
Triang3l
|
1c6d753e55
|
[D3D12] ROV: Depth test refactoring
|
2018-10-17 15:23:58 +03:00 |
|
Triang3l
|
37fe120fe0
|
[D3D12] ROV: Write mask, write in ascending RT number order
|
2018-10-16 20:50:01 +03:00 |
|
Triang3l
|
e8414da5dd
|
[D3D12] ROV: Fix depth format system constant setting
|
2018-10-16 18:08:18 +03:00 |
|
Triang3l
|
6e9964b43e
|
[D3D12] ROV: Fix depth testing
|
2018-10-15 23:16:34 +03:00 |
|
Triang3l
|
e455467c32
|
[D3D12] ROV: Non-working depth testing code
|
2018-10-15 22:13:06 +03:00 |
|
Triang3l
|
eb8596d72a
|
[D3D12] ROV: Cleanup format system constants
|
2018-10-14 12:04:39 +03:00 |
|
Triang3l
|
c8a48f9c1c
|
[D3D12] ROV: Blending fixes
|
2018-10-13 17:44:04 +03:00 |
|
Triang3l
|
efc7f794ed
|
[D3D12] DXBC: Fix position/color use after free, fix ROV color load/store
|
2018-10-13 15:38:49 +03:00 |
|
Triang3l
|
f98a4d11ea
|
[D3D12] ROV: A bit of non-working blending code
|
2018-10-13 14:33:22 +03:00 |
|
Triang3l
|
5f108246b6
|
[D3D12] ROV: Blending constant declaration
|
2018-10-12 22:28:07 +03:00 |
|
Triang3l
|
10a3dc6d94
|
[D3D12] ROV: 32-bit loading, except for 7e3
|
2018-10-12 20:07:00 +03:00 |
|
Triang3l
|
3dc15dbb44
|
[D3D12] ROV: 32bpp storing (except for 7e3)
|
2018-10-12 09:59:31 +03:00 |
|
Triang3l
|
197b1d8114
|
[D3D12] ROV: EDRAM offset calculation
|
2018-10-11 10:16:36 +03:00 |
|
Triang3l
|
8cde541596
|
[D3D12] ROV: Binding
|
2018-10-10 18:33:39 +03:00 |
|
Triang3l
|
6d2e74325c
|
[D3D12] ROV: Check if supported
|
2018-10-10 14:30:29 +03:00 |
|
Triang3l
|
90f700c785
|
[D3D12] Analysis: Display fetch constant contents if type is wrong
|
2018-10-10 12:44:02 +03:00 |
|
Triang3l
|
7bc79cbd01
|
[D3D12] Signed texture SRVs
|
2018-10-09 21:44:18 +03:00 |
|
Triang3l
|
6a6e63060b
|
[D3D12] Submit barriers before uploading gamma ramp
|
2018-10-08 19:42:02 +03:00 |
|
Triang3l
|
fccebae703
|
[D3D12] PIX: Capture with F4, disable tiled resources when attached
|
2018-10-08 12:05:15 +03:00 |
|
Triang3l
|
685d3074f4
|
[D3D12] Hash sampler bindings and refactor names in UpdateBindings
|
2018-10-07 20:21:18 +03:00 |
|
Triang3l
|
9194c3f8b0
|
[D3D12] Primitive converter cache and strip restart, texture invalidation acquire/release
|
2018-10-06 20:27:48 +03:00 |
|
Triang3l
|
d827bbeb6c
|
[D3D12] Fix texture binding hashing
|
2018-10-04 23:57:08 +03:00 |
|
Triang3l
|
131525e44d
|
[D3D12] Don't create SRVs if textures not changed
|
2018-10-04 14:36:48 +03:00 |
|
Triang3l
|
b77ffe3df6
|
[D3D12] Output gamma ramp
|
2018-10-03 14:36:17 +03:00 |
|
Triang3l
|
9e17bbf016
|
[D3D12] Refactor system and bool/loop constants into separate descriptor ranges
|
2018-10-02 16:34:22 +03:00 |
|
Triang3l
|
2588aab89d
|
[GPU/D3D12] Float constant remapping fixes
|
2018-10-01 20:15:00 +03:00 |
|
Triang3l
|
c4599ff211
|
[D3D12] Compact float constants and don't split them into pages
|
2018-09-30 20:17:26 +03:00 |
|
Triang3l
|
eb50ebd885
|
[D3D12] Write to 8_8_8_8_GAMMA in gamma space
|
2018-09-29 13:30:05 +03:00 |
|
Triang3l
|
400747bf7c
|
[D3D12] Point sprite size
|
2018-09-29 11:25:03 +03:00 |
|
Triang3l
|
d9538e6cc2
|
[D3D12] Log unsupported texture formats and don't log texture invalidation
|
2018-09-27 10:27:55 +03:00 |
|
Triang3l
|
ea7d9e9060
|
[D3D12] Emulate reversed Z in shaders because it's unsupported on Nvidia
|
2018-09-26 20:46:24 +03:00 |
|
Triang3l
|
70103804c3
|
[D3D12] 8/16bpp resolves, fixed16 RT exp bias, RT format documentation
|
2018-09-26 16:10:23 +03:00 |
|
Triang3l
|
005e590c92
|
[D3D12] SHM upload range cleanup and mask index buffer address
|
2018-09-23 18:37:41 +03:00 |
|
Triang3l
|
5be78ab369
|
[D3D12] Non-indexed triangle fans and resource creation refactoring
|
2018-09-15 23:41:16 +03:00 |
|
Triang3l
|
d1f185c744
|
[D3D12] Triangle fan conversion (untested, only indexed and without cache)
|
2018-09-15 15:11:03 +03:00 |
|
Triang3l
|
099de4487b
|
[D3D12] DXBC vertex W format
|
2018-09-12 21:39:13 +03:00 |
|
Triang3l
|
15e0501a49
|
[D3D12] DXBC binding fixes
|
2018-09-11 23:15:32 +03:00 |
|
Triang3l
|
d4334312f3
|
[D3D12] DXBC samplers
|
2018-09-11 12:37:47 +03:00 |
|
Triang3l
|
501bec8e5e
|
[D3D12] Change root signature to allow vfetch in pixel shaders
|
2018-08-30 14:02:32 +03:00 |
|
Triang3l
|
443e371a94
|
[D3D12] Make SHM t0 and textures t1+ in VS as in DXBC SHM will be added first
|
2018-08-28 17:42:11 +03:00 |
|
Triang3l
|
90a36e3818
|
[D3D12] Alphatest fix and HLSL style cleanup
|
2018-08-27 17:21:57 +03:00 |
|
Triang3l
|
629a8e0e25
|
[D3D12] Profile GPU time via BeginFrame
|
2018-08-27 12:54:15 +03:00 |