Emmet Young
|
d5f17dbe6d
|
Strip out Validate binary and beta release code. No longer needed, validate binary code could of been used for version testing but be cleaner to write it fresh.
|
2015-02-14 22:17:45 +11:00 |
|
zilmar
|
9870277f60
|
Merge pull request #82 from death-droid/CiCChanges
Cic changes
|
2015-02-14 18:05:09 +11:00 |
|
Emmet Young
|
3e1498ef8e
|
Make CIC_UNKOWN behave like CIC_NUS_6102. If debugger is enabled, it will display an error message with the missing CIC CRC.
|
2015-02-14 14:10:05 +11:00 |
|
Emmet Young
|
e2f73e9e3d
|
For all CiC related stuff, we should really be using our typedef rather than numbers.
|
2015-02-14 13:26:26 +11:00 |
|
zilmar
|
167ceb11b1
|
Fix problem where ScreenHertz was not setting based off of RDB by death-droid
|
2015-02-13 08:39:27 +11:00 |
|
zilmar
|
17a3561c23
|
better hardware support for odd PI_WR_LEN_REG addresses (cdx pull request #64)
|
2015-02-13 08:26:17 +11:00 |
|
zilmar
|
c973db8e35
|
Try to get dynamic plugin change working
|
2015-02-12 21:58:28 +11:00 |
|
zilmar
|
7345ecd97e
|
basic timing support for VI_V_CURRENT_LINE_REG alternating scan fields by cxd4
|
2015-02-07 10:19:49 +11:00 |
|
zilmar
|
a88d03a12d
|
Update JALR edge condition
|
2015-02-03 17:36:42 +11:00 |
|
zilmar
|
9eceed0fef
|
#pull request 42
|
2015-02-01 06:27:27 +11:00 |
|
Nicholas
|
1c91769c12
|
Create Plugin base to share functionality
|
2015-01-31 08:01:21 +11:00 |
|
Nicholas
|
862eb7c48b
|
Add support for Visual Studio 2013
|
2015-01-27 16:07:44 +11:00 |
|
Nicholas
|
a9f8dd461f
|
[!]Fix a mistake made in the RTC implementation, was incorrectly
|
2015-01-26 14:58:53 +11:00 |
|
Nicholas
|
8c1852afa0
|
handle pal system frequency better
|
2015-01-26 14:43:37 +11:00 |
|
Nicholas
|
53b86e559c
|
add code for edge case in DSRLV for cbfd
|
2015-01-23 22:21:34 +11:00 |
|
Nicholas
|
0bd9a467a1
|
Add the memory search functionality back in
|
2015-01-22 16:50:20 +11:00 |
|
zilmar
|
6ca28ebe82
|
Glide64: Be able to get texture directory form emulator
|
2013-04-28 15:49:14 +10:00 |
|
zilmar
|
801f1581bc
|
Project64: Add LL and SC to Analyze Instruction
|
2013-04-26 20:08:59 +10:00 |
|
zilmar
|
814018c78f
|
Project64: Initialize eeprom to 0xFF instead of 0x00
|
2013-04-26 20:06:01 +10:00 |
|
zilmar
|
b805bbb883
|
Project64: Update the code related to changes in stdstr
|
2013-04-17 20:34:20 +10:00 |
|
zilmar
|
7055c1bad9
|
Recompiler: ignore 0x0407000D as an opcode in analysis
|
2013-04-11 11:16:27 +10:00 |
|
Emmet Young
|
1abb082eef
|
If debugger isn't enabled but where still attempting to start the sync cores, reset to recompiler to stop people from accidentally launching sync cores.
|
2013-04-01 13:25:51 +11:00 |
|
zilmar
|
8db1ff697d
|
Recompiler: Fix some warnings related to DWORD overflow
|
2013-03-26 22:28:49 +11:00 |
|
zilmar
|
4ae369ab81
|
Loop Analysis: SLTU and SLT marks register as changed
|
2013-03-26 22:18:53 +11:00 |
|
zilmar
|
48d8925a80
|
Project64: Clean up external release to be beta release
|
2013-03-22 16:47:20 +11:00 |
|
zilmar
|
f41cdf8989
|
Recompiler: Fix delay slot section with exceptions
|
2013-03-22 16:45:32 +11:00 |
|
zilmar
|
7b70ba0da3
|
Recompiler: Fix up protection of op in DADDU
|
2013-03-12 18:40:50 +11:00 |
|
zilmar
|
784dcacad6
|
Recompiler: Fix bug in 64bit AND operation
|
2013-03-09 07:55:36 +11:00 |
|
zilmar
|
283cf565c0
|
Memory: Fix read from rom with constant LW
|
2013-03-09 06:31:26 +11:00 |
|
zilmar
|
dd537b518c
|
Porject64: Implement Recompiler LL and SC
|
2013-02-20 05:31:10 +11:00 |
|
zilmar
|
05e4f22dcf
|
ResetMemoryStackPos: Allow stack pointer to be in tlb space
|
2013-02-11 19:25:11 +11:00 |
|
zilmar
|
990b9ddb55
|
Memory: Clean up some breakpoint warnings
|
2013-02-11 19:24:18 +11:00 |
|
zilmar
|
d09f0e6c8e
|
Recompiler: More syncing for sync core
|
2013-02-05 20:14:26 +11:00 |
|
zilmar
|
5a9cb5f768
|
Recompiler: Make sure break ends a block
|
2013-02-05 06:23:10 +11:00 |
|
zilmar
|
d7a692a943
|
Recompiler: Ignore on target -1
|
2013-02-05 06:22:18 +11:00 |
|
zilmar
|
044c669f24
|
Recompipler: Fix D.CMP.UN
|
2013-02-03 21:05:58 +11:00 |
|
zilmar
|
2fb824fcd5
|
Loop: Set STLI and SLITU to mark the op as modified
|
2013-02-03 21:05:18 +11:00 |
|
zilmar
|
9c03f2ce5a
|
Timer: Update counters on updating wired registers
|
2013-02-03 11:51:56 +11:00 |
|
zilmar
|
8e2ea1f674
|
Loop Analysis: Fix up some breakpoint warnings
|
2013-02-03 11:51:13 +11:00 |
|
zilmar
|
e814eb967b
|
Recompiler: deal with edge condition of Normal_NoSysCheck
|
2013-01-29 21:42:15 +11:00 |
|
zilmar
|
4fe5d2e224
|
r4k: Record RSP Broke
|
2013-01-29 21:41:32 +11:00 |
|
zilmar
|
a1ac10fc42
|
Recompiler: tweaked protect register and DSLL values
|
2013-01-28 19:37:59 +11:00 |
|
zilmar
|
cb3568395c
|
Memory: Force write to SP_STATUS to go through SW_NonMemory
|
2013-01-28 19:36:14 +11:00 |
|
zilmar
|
d48705f87e
|
Memory: Handle LW SP, 0xXXX (SP)
|
2013-01-26 09:37:33 +11:00 |
|
zilmar
|
e55d1f8508
|
r4300: Modify run rsp logs
|
2013-01-22 19:46:00 +11:00 |
|
zilmar
|
8997f3fc30
|
memory: Update counters on write to SP Status
|
2013-01-20 17:20:52 +11:00 |
|
zilmar
|
d827bb27fc
|
Mips System: Reset timer after reg init
|
2013-01-20 17:13:24 +11:00 |
|
zilmar
|
3933cdef08
|
recompiler: Remove double check of timer done for branch when delay slot effects compare
|
2013-01-16 06:00:57 +11:00 |
|
zilmar
|
55e4db8911
|
Memory: Fix bug in Compile_SB_Const
|
2013-01-16 05:53:43 +11:00 |
|
zilmar
|
884b408b2d
|
r4300: Cleaned up code for checking interrupts on JAL and JALR
|
2013-01-14 17:12:11 +11:00 |