zilmar
|
8f062975c3
|
Core: improve DisplayControlRegHandler::Write32
|
2023-10-19 19:28:38 +10:30 |
|
zilmar
|
3a68d3d92a
|
Core: LL/LLD store address
|
2023-10-12 19:55:29 +10:30 |
|
zilmar
|
a6405cfa2d
|
Core: Add masking around DPC_START_REG/DPC_END_REG
|
2023-10-12 17:50:58 +10:30 |
|
zilmar
|
42a944c660
|
RSP: Setup option to run in a thread
|
2023-09-21 14:25:07 +09:30 |
|
zilmar
|
9ffd87168a
|
Core: DisplayControlRegHandler::Read32 read more of the registers
|
2023-09-14 09:40:11 +09:30 |
|
zilmar
|
761a1ee52a
|
Code clean up
|
2022-10-10 10:52:17 +10:30 |
|
zilmar
|
db50dac063
|
Core: Add DisplayControlRegHandler
|
2022-02-21 21:56:25 +10:30 |