project64/Source/Project64-rsp/Recompiler CPU.h

88 lines
2.3 KiB
C
Raw Normal View History

#include "cpu/RSPOpcode.h"
2023-06-29 01:33:55 +00:00
#include "RspTypes.h"
2016-01-27 09:11:59 +00:00
2021-01-19 05:58:59 +00:00
extern uint32_t CompilePC, NextInstruction, JumpTableSize;
2023-06-29 02:59:07 +00:00
extern bool ChangedPC;
2016-01-27 09:11:59 +00:00
#define CompilerWarning \
if (ShowErrors) DisplayError
2016-01-27 09:11:59 +00:00
#define High16BitAccum 1
#define Middle16BitAccum 2
#define Low16BitAccum 4
#define EntireAccum (Low16BitAccum | Middle16BitAccum | High16BitAccum)
2016-01-27 09:11:59 +00:00
2023-06-29 02:59:07 +00:00
bool WriteToAccum(int Location, int PC);
bool WriteToVectorDest(DWORD DestReg, int PC);
bool UseRspFlags(int PC);
2016-01-27 09:11:59 +00:00
2023-06-29 02:59:07 +00:00
bool DelaySlotAffectBranch(DWORD PC);
bool CompareInstructions(DWORD PC, RSPOpcode * Top, RSPOpcode * Bottom);
bool IsOpcodeBranch(DWORD PC, RSPOpcode RspOp);
bool IsOpcodeNop(DWORD PC);
2016-01-27 09:11:59 +00:00
2023-06-29 02:59:07 +00:00
bool IsNextInstructionMmx(DWORD PC);
bool IsRegisterConstant(DWORD Reg, DWORD * Constant);
2016-01-27 09:11:59 +00:00
void RSP_Element2Mmx(int MmxReg);
void RSP_MultiElement2Mmx(int MmxReg1, int MmxReg2);
#define MainBuffer 0
#define SecondaryBuffer 1
2016-01-27 09:11:59 +00:00
DWORD RunRecompilerCPU(DWORD Cycles);
void BuildRecompilerCPU(void);
2016-01-27 09:11:59 +00:00
void CompilerRSPBlock(void);
void CompilerToggleBuffer(void);
2023-06-29 02:59:07 +00:00
bool RSP_DoSections(void);
2016-01-27 09:11:59 +00:00
typedef struct
{
DWORD StartPC, CurrPC; // Block start
struct
{
DWORD TargetPC; // Target for this unknown branch
DWORD * X86JumpLoc; // Our x86 DWORD to fill
} BranchesToResolve[200]; // Branches inside or outside block
DWORD ResolveCount; // Branches with NULL jump table
2016-01-27 09:11:59 +00:00
} RSP_BLOCK;
extern RSP_BLOCK CurrentBlock;
typedef struct
{
2023-06-29 02:59:07 +00:00
bool bIsRegConst[32]; // bool toggle for constant
DWORD MipsRegConst[32]; // Value of register 32-bit
DWORD BranchLabels[250];
DWORD LabelCount;
DWORD BranchLocations[250];
DWORD BranchCount;
2016-01-27 09:11:59 +00:00
} RSP_CODE;
extern RSP_CODE RspCode;
#define IsRegConst(i) (RspCode.bIsRegConst[i])
2016-01-27 09:11:59 +00:00
#define MipsRegConst(i) (RspCode.MipsRegConst[i])
typedef struct
{
2023-06-29 02:59:07 +00:00
bool mmx, mmx2, sse; // CPU specs and compiling
bool bFlags; // RSP flag analysis
bool bReOrdering; // Instruction reordering
bool bSections; // Microcode sections
bool bDest; // Vector destination toggle
bool bAccum; // Accumulator toggle
bool bGPRConstants; // Analyze GPR constants
bool bAlignVector; // Align known vector loads
bool bAudioUcode; // Audio microcode analysis
2016-01-27 09:11:59 +00:00
} RSP_COMPILER;
extern RSP_COMPILER Compiler;
#define IsMmxEnabled (Compiler.mmx)
#define IsMmx2Enabled (Compiler.mmx2)
#define IsSseEnabled (Compiler.sse)