mgba/cinema/gb/mooneye-gb/acceptance/halt_ime1_timing2-GS/test.sym

157 lines
4.3 KiB
Plaintext
Raw Normal View History

2017-08-13 01:10:05 +00:00
; this file was created with wlalink by ville helin <vhelin@iki.fi>.
2019-07-06 22:21:04 +00:00
; wla symbolic information for "/home/vicki/Scratch/mooneye-gb/tests/build/acceptance/halt_ime1_timing2-GS.gb".
2017-08-13 01:10:05 +00:00
[labels]
2019-07-06 22:21:04 +00:00
01:47f0 check_asserts_cb
01:4842 check_asserts_cb@check_asserts
01:4864 check_asserts_cb@fail0
01:4870 check_asserts_cb@ok0
01:487a check_asserts_cb@skip0
01:4885 check_asserts_cb@out0
01:489c check_asserts_cb@fail1
01:48a8 check_asserts_cb@ok1
01:48b2 check_asserts_cb@skip1
01:48bd check_asserts_cb@out1
01:48dd check_asserts_cb@fail2
01:48e9 check_asserts_cb@ok2
01:48f3 check_asserts_cb@skip2
01:48fe check_asserts_cb@out2
01:4915 check_asserts_cb@fail3
01:4921 check_asserts_cb@ok3
01:492b check_asserts_cb@skip3
01:4936 check_asserts_cb@out3
01:4956 check_asserts_cb@fail4
01:4962 check_asserts_cb@ok4
01:496c check_asserts_cb@skip4
01:4977 check_asserts_cb@out4
01:498e check_asserts_cb@fail5
01:499a check_asserts_cb@ok5
01:49a4 check_asserts_cb@skip5
01:49af check_asserts_cb@out5
01:49cf check_asserts_cb@fail6
01:49db check_asserts_cb@ok6
01:49e5 check_asserts_cb@skip6
01:49f0 check_asserts_cb@out6
01:4a07 check_asserts_cb@fail7
01:4a13 check_asserts_cb@ok7
01:4a1d check_asserts_cb@skip7
01:4a28 check_asserts_cb@out7
01:4b7b clear_vram
01:4b3a disable_lcd_safe
01:4b40 disable_lcd_safe@wait_ly_0
01:4b8f memcpy
01:4b98 memset
01:4b58 print_hex4
01:4b85 print_hex8
01:4ba8 print_inline_string
01:4b64 print_load_font
01:4b70 print_newline
01:4a2b print_reg_dump
01:4ba1 print_string
01:4ab0 quit
01:4ac5 quit@cb_return
01:4aca quit@wait_ly_1
01:4ad0 quit@wait_ly_2
01:4ad6 quit@wait_ly_3
01:4adc quit@wait_ly_4
01:4ae6 quit@success
01:4b0d quit@failure
01:4b22 quit@halt
01:4b23 quit@halt_execution_0
01:4b26 reset_screen
01:4b49 serial_send_byte
2017-08-13 01:10:05 +00:00
01:4000 font
2019-07-06 22:21:04 +00:00
00:ff80 v_regs_save
00:ff80 v_regs_save.reg_f
00:ff81 v_regs_save.reg_a
00:ff82 v_regs_save.reg_c
00:ff83 v_regs_save.reg_b
00:ff84 v_regs_save.reg_e
00:ff85 v_regs_save.reg_d
00:ff86 v_regs_save.reg_l
00:ff87 v_regs_save.reg_h
00:ff88 v_regs_flags
00:ff89 v_regs_assert
00:ff89 v_regs_assert.reg_f
00:ff8a v_regs_assert.reg_a
00:ff8b v_regs_assert.reg_c
00:ff8c v_regs_assert.reg_b
00:ff8d v_regs_assert.reg_e
00:ff8e v_regs_assert.reg_d
00:ff8f v_regs_assert.reg_l
00:ff90 v_regs_assert.reg_h
00:0150 main
00:0151 main@wait_ly_5
2017-08-13 01:10:05 +00:00
00:0167 test_round1
00:0183 _delay_long_time_0
00:0193 finish_round1
00:01a2 test_round2
00:01bd _delay_long_time_1
00:01ce finish_round2
00:01dd test_round3
00:01f8 finish_round3
00:0207 test_round4
00:0221 finish_round4
2019-07-06 22:21:04 +00:00
00:026d fail_halt
00:0274 fail_halt@quit_inline_1
00:0288 fail_round1
00:028f fail_round1@quit_inline_2
00:02a6 fail_round2
00:02ad fail_round2@quit_inline_3
00:02c4 fail_round3
00:02cb fail_round3@quit_inline_4
00:02e2 fail_round4
00:02e9 fail_round4@quit_inline_5
[definitions]
0000023b _sizeof_check_asserts_cb
0000000a _sizeof_clear_vram
0000000f _sizeof_disable_lcd_safe
00000009 _sizeof_memcpy
00000009 _sizeof_memset
0000000c _sizeof_print_hex4
0000000a _sizeof_print_hex8
00000006 _sizeof_print_inline_string
0000000c _sizeof_print_load_font
0000000b _sizeof_print_newline
00000085 _sizeof_print_reg_dump
00000007 _sizeof_print_string
00000076 _sizeof_quit
00000014 _sizeof_reset_screen
0000000f _sizeof_serial_send_byte
000007f0 _sizeof_font
00000008 _sizeof_v_regs_save
00000001 _sizeof_v_regs_save.reg_f
00000001 _sizeof_v_regs_save.reg_a
00000001 _sizeof_v_regs_save.reg_c
00000001 _sizeof_v_regs_save.reg_b
00000001 _sizeof_v_regs_save.reg_e
00000001 _sizeof_v_regs_save.reg_d
00000001 _sizeof_v_regs_save.reg_l
00000001 _sizeof_v_regs_save.reg_h
00000001 _sizeof_v_regs_flags
00000008 _sizeof_v_regs_assert
00000001 _sizeof_v_regs_assert.reg_f
00000001 _sizeof_v_regs_assert.reg_a
00000001 _sizeof_v_regs_assert.reg_c
00000001 _sizeof_v_regs_assert.reg_b
00000001 _sizeof_v_regs_assert.reg_e
00000001 _sizeof_v_regs_assert.reg_d
00000001 _sizeof_v_regs_assert.reg_l
00000001 _sizeof_v_regs_assert.reg_h
00000017 _sizeof_main
0000001c _sizeof_test_round1
00000010 _sizeof__delay_long_time_0
0000000f _sizeof_finish_round1
0000001b _sizeof_test_round2
00000011 _sizeof__delay_long_time_1
0000000f _sizeof_finish_round2
0000001b _sizeof_test_round3
0000000f _sizeof_finish_round3
0000001a _sizeof_test_round4
0000004c _sizeof_finish_round4
0000001b _sizeof_fail_halt
0000001e _sizeof_fail_round1
0000001e _sizeof_fail_round2
0000001e _sizeof_fail_round3