Arisotura
|
83f8e11bc1
|
update copyright years
|
2020-02-14 20:18:08 +01:00 |
|
Arisotura
|
1b98a3e3a0
|
fix 'shift by register' operands: always only take the lower 8 bits of the register, fix handling for LSL/LSR >32
fixes #479
|
2019-06-27 14:05:51 +02:00 |
|
Arisotura
|
b0efde8bf7
|
also, update copyright name
|
2019-01-22 15:58:29 +01:00 |
|
StapleButter
|
b6481a28ac
|
make nocashprint work from ARM code too.
fixes #315
|
2018-12-31 20:58:58 +01:00 |
|
StapleButter
|
e7a4fe11ed
|
add nocashPrint type shit
|
2018-12-12 02:48:37 +01:00 |
|
StapleButter
|
172fb4876a
|
begin work on general timing renovation. way shitty because it behaves as if caches were off, so everything will be slow as shit.
|
2018-12-04 17:54:10 +01:00 |
|
StapleButter
|
fea7955675
|
fixor copyright years.
|
2018-09-15 02:32:13 +02:00 |
|
StapleButter
|
d50e7e4686
|
fix SMULWx/SMLAWx. fixes #78, finally
|
2017-12-29 03:17:32 +01:00 |
|
StapleButter
|
49f8aec656
|
fix some shit
|
2017-06-13 17:44:35 +02:00 |
|
StapleButter
|
3499949129
|
* send undefined instructions to the proper exception handler
* make ARM9-only instructions fail on ARM7
|
2017-06-13 15:09:39 +02:00 |
|
StapleButter
|
bbd251ddbc
|
fix QADD/QSUB/QDADD/QDSUB, those would write their result to the wrong register.
also make them ARM9-only.
|
2017-06-13 11:17:22 +02:00 |
|
StapleButter
|
3a61ed0a91
|
allow crapoed THUMB hireg ADD/CMP/MOV
|
2017-03-31 02:20:29 +02:00 |
|
StapleButter
|
8a4ed8f41c
|
reorganize repo, move shit around
|
2017-03-16 23:01:22 +01:00 |