Commit Graph

118 Commits

Author SHA1 Message Date
StapleButter 343797f47d * somewhat proper event scheduler
* support for timers
* fixes, additions, shit
2016-12-05 17:08:24 +01:00
StapleButter a14c01208a fix some shit. add support for SPI and firmware. 2016-12-04 03:20:50 +01:00
StapleButter d7c1d77ba2 more instructions. shared WRAM. 2016-12-03 18:29:19 +01:00
StapleButter 1e4086e1b6 moar instructions and shit implemented 2016-12-03 17:58:24 +01:00
StapleButter f2858e1c47 less amnesia! ITCM, DTCM, corresponding CP15 support 2016-12-03 16:13:04 +01:00
StapleButter 53bef35cd1 more crap implemented! 2016-12-03 15:15:34 +01:00
StapleButter 948cdeab59 amnesia is over 2016-12-03 13:42:27 +01:00
StapleButter 30f85e3400 more instructions. some handling of CPU mode switching. 2016-12-03 04:41:10 +01:00
StapleButter 6213245f3a moar shit 2016-12-03 04:05:23 +01:00
StapleButter ae6e9d96da ARM ALU is done with. as well as other shit. 2016-12-03 03:10:26 +01:00
StapleButter 844ca45055 add MSR/MRS. also fix misc error with LDR ROR effect.
see shibboleet, I can do it too :>
2016-12-03 02:09:04 +01:00
StapleButter 23d584ca4c implement LDR/STR/LDRB/STRB.
more macro soup.
2016-12-03 01:31:33 +01:00
StapleButter 97ec988dae more shit! some start of ALU emulation 2016-11-25 00:08:53 +01:00
StapleButter f74fb2dd27 well, adding shit. laying out the base for the interpreter. really dirty code. 2016-11-24 18:31:49 +01:00
StapleButter 3505ec993b hey look, more crap
no MrRean this doesn't run NSMB yet
2016-11-03 01:38:58 +01:00
StapleButter 5b7ae6dab3 add more crap 2016-05-16 17:48:40 +02:00
StapleButter cfdfd4b231 first real commit, some shit is in 2016-05-16 03:40:11 +02:00
StapleButter e0255fb957 Initial commit 2016-05-16 03:34:14 +02:00