ARM: fix a bug in the instruction table.
Fixes issue #2977277 (undefined instruction 0x54F13001).
This commit is contained in:
parent
50c7b966e2
commit
90ff47e8fe
|
@ -1399,39 +1399,39 @@ TABDECL( OP_LDRB_P_IMM_OFF_POSTIND), //010 0100 0 0000
|
|||
TABDECL( OP_LDRB_P_IMM_OFF_POSTIND), //010 0100 0 0000
|
||||
TABDECL( OP_LDRB_P_IMM_OFF_POSTIND), //010 0110 1 1111
|
||||
//------------------------------------------
|
||||
TABDECL( OP_UND), //010 0111 0 0000
|
||||
TABDECL( OP_UND), //010 0100 0 0000
|
||||
TABDECL( OP_UND), //010 0100 0 0000
|
||||
TABDECL( OP_UND), //010 0100 0 0000
|
||||
TABDECL( OP_UND), //010 0100 0 0000
|
||||
TABDECL( OP_UND), //010 0100 0 0000
|
||||
TABDECL( OP_UND), //010 0100 0 0000
|
||||
TABDECL( OP_UND), //010 0100 0 0000
|
||||
TABDECL( OP_UND), //010 0100 0 0000
|
||||
TABDECL( OP_UND), //010 0100 0 0000
|
||||
TABDECL( OP_UND), //010 0100 0 0000
|
||||
TABDECL( OP_UND), //010 0100 0 0000
|
||||
TABDECL( OP_UND), //010 0100 0 0000
|
||||
TABDECL( OP_UND), //010 0100 0 0000
|
||||
TABDECL( OP_UND), //010 0100 0 0000
|
||||
TABDECL( OP_UND), //010 0100 0 0000
|
||||
TABDECL( OP_STRB_P_IMM_OFF_POSTIND), //010 0111 0 0000
|
||||
TABDECL( OP_STRB_P_IMM_OFF_POSTIND), //010 0100 0 0000
|
||||
TABDECL( OP_STRB_P_IMM_OFF_POSTIND), //010 0100 0 0000
|
||||
TABDECL( OP_STRB_P_IMM_OFF_POSTIND), //010 0100 0 0000
|
||||
TABDECL( OP_STRB_P_IMM_OFF_POSTIND), //010 0100 0 0000
|
||||
TABDECL( OP_STRB_P_IMM_OFF_POSTIND), //010 0100 0 0000
|
||||
TABDECL( OP_STRB_P_IMM_OFF_POSTIND), //010 0100 0 0000
|
||||
TABDECL( OP_STRB_P_IMM_OFF_POSTIND), //010 0100 0 0000
|
||||
TABDECL( OP_STRB_P_IMM_OFF_POSTIND), //010 0100 0 0000
|
||||
TABDECL( OP_STRB_P_IMM_OFF_POSTIND), //010 0100 0 0000
|
||||
TABDECL( OP_STRB_P_IMM_OFF_POSTIND), //010 0100 0 0000
|
||||
TABDECL( OP_STRB_P_IMM_OFF_POSTIND), //010 0100 0 0000
|
||||
TABDECL( OP_STRB_P_IMM_OFF_POSTIND), //010 0100 0 0000
|
||||
TABDECL( OP_STRB_P_IMM_OFF_POSTIND), //010 0100 0 0000
|
||||
TABDECL( OP_STRB_P_IMM_OFF_POSTIND), //010 0100 0 0000
|
||||
TABDECL( OP_STRB_P_IMM_OFF_POSTIND), //010 0100 0 0000
|
||||
|
||||
TABDECL( OP_UND), //010 0100 0 0000
|
||||
TABDECL( OP_UND), //010 0100 0 0000
|
||||
TABDECL( OP_UND), //010 0100 0 0000
|
||||
TABDECL( OP_UND), //010 0100 0 0000
|
||||
TABDECL( OP_UND), //010 0100 0 0000
|
||||
TABDECL( OP_UND), //010 0100 0 0000
|
||||
TABDECL( OP_UND), //010 0100 0 0000
|
||||
TABDECL( OP_UND), //010 0100 0 0000
|
||||
TABDECL( OP_UND), //010 0100 0 0000
|
||||
TABDECL( OP_UND), //010 0100 0 0000
|
||||
TABDECL( OP_UND), //010 0100 0 0000
|
||||
TABDECL( OP_UND), //010 0100 0 0000
|
||||
TABDECL( OP_UND), //010 0100 0 0000
|
||||
TABDECL( OP_UND), //010 0100 0 0000
|
||||
TABDECL( OP_UND), //010 0100 0 0000
|
||||
TABDECL( OP_UND), //010 0111 1 1111
|
||||
TABDECL( OP_LDRB_P_IMM_OFF_POSTIND), //010 0100 0 0000
|
||||
TABDECL( OP_LDRB_P_IMM_OFF_POSTIND), //010 0100 0 0000
|
||||
TABDECL( OP_LDRB_P_IMM_OFF_POSTIND), //010 0100 0 0000
|
||||
TABDECL( OP_LDRB_P_IMM_OFF_POSTIND), //010 0100 0 0000
|
||||
TABDECL( OP_LDRB_P_IMM_OFF_POSTIND), //010 0100 0 0000
|
||||
TABDECL( OP_LDRB_P_IMM_OFF_POSTIND), //010 0100 0 0000
|
||||
TABDECL( OP_LDRB_P_IMM_OFF_POSTIND), //010 0100 0 0000
|
||||
TABDECL( OP_LDRB_P_IMM_OFF_POSTIND), //010 0100 0 0000
|
||||
TABDECL( OP_LDRB_P_IMM_OFF_POSTIND), //010 0100 0 0000
|
||||
TABDECL( OP_LDRB_P_IMM_OFF_POSTIND), //010 0100 0 0000
|
||||
TABDECL( OP_LDRB_P_IMM_OFF_POSTIND), //010 0100 0 0000
|
||||
TABDECL( OP_LDRB_P_IMM_OFF_POSTIND), //010 0100 0 0000
|
||||
TABDECL( OP_LDRB_P_IMM_OFF_POSTIND), //010 0100 0 0000
|
||||
TABDECL( OP_LDRB_P_IMM_OFF_POSTIND), //010 0100 0 0000
|
||||
TABDECL( OP_LDRB_P_IMM_OFF_POSTIND), //010 0100 0 0000
|
||||
TABDECL( OP_LDRB_P_IMM_OFF_POSTIND), //010 0111 1 1111
|
||||
//------------------------------------------
|
||||
TABDECL( OP_STR_M_IMM_OFF), //010 1000 0 0000
|
||||
TABDECL( OP_STR_M_IMM_OFF),
|
||||
|
|
Loading…
Reference in New Issue