saxxonpike
|
0a8355ce1a
|
commodore64: full PAL support across all chips, better HardReset behavior
|
2012-11-17 03:58:06 +00:00 |
saxxonpike
|
fff3b623e8
|
commodore64: more timer functionality added to VIA, memory domains added for VIA chips in 1541 drive
|
2012-11-16 09:23:34 +00:00 |
saxxonpike
|
5b701a58e9
|
commodore64: VIA timer chip registers added. Also, writes to mirrored registers now work correctly on all chips
|
2012-11-16 06:14:32 +00:00 |
saxxonpike
|
bd3912939a
|
commodore64: implement serial shift register in CIA chip to prepare for disk drive I/O
|
2012-11-15 20:49:54 +00:00 |
saxxonpike
|
46ff936d41
|
commodore64: 1541 disk drive CPU emulated when a D64 or G64 is loaded, not attached to serial bus and no mechanical emulation yet
|
2012-11-15 15:58:26 +00:00 |
saxxonpike
|
c5d6fad0e1
|
commodore64: CIA timer underflow interrupts implemented (BASIC now works)
|
2012-11-15 07:41:59 +00:00 |
saxxonpike
|
b84ec59bb4
|
commodore64: replaced directional data port class with a more efficient one
|
2012-11-14 07:12:04 +00:00 |
saxxonpike
|
2a4a4bbc57
|
commodore64: time of day counter implemented in CIA timer
|
2012-11-12 19:06:09 +00:00 |
saxxonpike
|
25edebfb80
|
commodore64: fix CIA timer bug, writes weren't always getting through to the registers
|
2012-11-12 17:23:15 +00:00 |
saxxonpike
|
2c5f179da2
|
commodore64: VIC, SID, CIA0, CIA1, RAM have their own domains now, Memory is what is visible to the CPU
|
2012-11-12 15:52:31 +00:00 |
saxxonpike
|
788591ba77
|
c64- VIC functions and interrupt triggers
|
2012-11-05 19:05:25 +00:00 |
saxxonpike
|
4f2cd1263c
|
c64- CIA register class, data port class
|
2012-11-05 16:56:58 +00:00 |
saxxonpike
|
97bdd9be9c
|
c64- clean tabs, document some regs, VIC screen memory fetch added
|
2012-11-03 17:57:14 +00:00 |
saxxonpike
|
59bb49ae20
|
c64 - more CIA timer regs, VIC border and background rendering
|
2012-11-03 10:15:44 +00:00 |
saxxonpike
|
dbba216ec7
|
Commodore64 CIA - registers implemented
|
2012-11-03 07:05:07 +00:00 |
saxxonpike
|
73f625dee4
|
|
2012-11-03 06:03:58 +00:00 |