2013-11-04 00:36:15 +00:00
|
|
|
|
using BizHawk.Common;
|
|
|
|
|
|
2013-11-14 13:15:41 +00:00
|
|
|
|
namespace BizHawk.Emulation.Cores.Nintendo.NES
|
2012-07-21 18:54:12 +00:00
|
|
|
|
{
|
2013-08-25 01:08:17 +00:00
|
|
|
|
public sealed class Mapper243 : NES.NESBoardBase
|
2012-07-21 18:54:12 +00:00
|
|
|
|
{
|
2015-08-09 23:47:33 +00:00
|
|
|
|
// http://wiki.nesdev.com/w/index.php/INES_Mapper_243
|
2012-07-21 18:54:12 +00:00
|
|
|
|
|
|
|
|
|
int reg_addr;
|
2016-10-22 16:57:51 +00:00
|
|
|
|
bool var_a;
|
2012-07-21 18:54:12 +00:00
|
|
|
|
ByteBuffer regs = new ByteBuffer(8);
|
2012-07-21 19:23:05 +00:00
|
|
|
|
int chr_bank_mask_8k, prg_bank_mask_32k;
|
2012-07-21 18:54:12 +00:00
|
|
|
|
|
|
|
|
|
public override bool Configure(NES.EDetectionOrigin origin)
|
|
|
|
|
{
|
|
|
|
|
switch (Cart.board_type)
|
|
|
|
|
{
|
|
|
|
|
case "MAPPER243":
|
2016-10-22 16:57:51 +00:00
|
|
|
|
break;
|
2015-08-10 00:04:27 +00:00
|
|
|
|
case "UNIF_UNL-Sachen-74LS374N":
|
2016-10-22 16:57:51 +00:00
|
|
|
|
var_a = true;
|
2012-07-21 18:54:12 +00:00
|
|
|
|
break;
|
|
|
|
|
default:
|
|
|
|
|
return false;
|
|
|
|
|
}
|
2012-07-21 19:23:05 +00:00
|
|
|
|
chr_bank_mask_8k = Cart.chr_size / 8 - 1;
|
|
|
|
|
prg_bank_mask_32k = Cart.prg_size / 32 - 1;
|
2012-07-21 18:54:12 +00:00
|
|
|
|
return true;
|
|
|
|
|
}
|
|
|
|
|
|
2016-11-09 23:24:32 +00:00
|
|
|
|
public override void Dispose()
|
|
|
|
|
{
|
|
|
|
|
regs.Dispose();
|
|
|
|
|
base.Dispose();
|
|
|
|
|
}
|
|
|
|
|
|
2012-07-21 18:54:12 +00:00
|
|
|
|
public override void SyncState(Serializer ser)
|
|
|
|
|
{
|
|
|
|
|
ser.Sync("reg_addr", ref reg_addr);
|
|
|
|
|
ser.Sync("regs", ref regs);
|
|
|
|
|
base.SyncState(ser);
|
|
|
|
|
}
|
|
|
|
|
|
|
|
|
|
public override void WriteEXP(int addr, byte value)
|
|
|
|
|
{
|
2012-07-21 19:23:05 +00:00
|
|
|
|
switch (addr & 0x01)
|
2012-07-21 18:54:12 +00:00
|
|
|
|
{
|
|
|
|
|
case 0x0000:
|
2012-07-21 19:23:05 +00:00
|
|
|
|
reg_addr = value & 0x07;
|
2012-07-21 18:54:12 +00:00
|
|
|
|
break;
|
|
|
|
|
case 0x0001:
|
2016-10-22 16:57:51 +00:00
|
|
|
|
if (var_a)
|
2012-07-21 18:54:12 +00:00
|
|
|
|
{
|
2016-10-22 16:57:51 +00:00
|
|
|
|
switch (reg_addr)
|
|
|
|
|
{
|
|
|
|
|
case 0:
|
|
|
|
|
// set prg bank to 0
|
|
|
|
|
regs[5] = 0;
|
|
|
|
|
// set chr bank to 3
|
|
|
|
|
regs[2] = 0;
|
|
|
|
|
regs[4] = 3;
|
|
|
|
|
regs[6] = 0;
|
|
|
|
|
break;
|
|
|
|
|
case 2:
|
|
|
|
|
regs[2] = (byte)(value & 0x01);
|
|
|
|
|
break;
|
|
|
|
|
case 4:
|
|
|
|
|
regs[4] = (byte)(value & 0x01);
|
|
|
|
|
break;
|
|
|
|
|
case 5:
|
|
|
|
|
regs[5] = (byte)(value & 0x07);
|
|
|
|
|
break;
|
|
|
|
|
case 6:
|
|
|
|
|
regs[6] = (byte)(value & 0x03);
|
|
|
|
|
break;
|
|
|
|
|
case 7:
|
|
|
|
|
int mirror = value & 1;
|
|
|
|
|
switch (mirror)
|
|
|
|
|
{
|
|
|
|
|
case 0:
|
|
|
|
|
SetMirrorType(EMirrorType.Horizontal);
|
|
|
|
|
break;
|
|
|
|
|
case 1:
|
|
|
|
|
SetMirrorType(EMirrorType.Vertical);
|
|
|
|
|
break;
|
|
|
|
|
}
|
|
|
|
|
break;
|
|
|
|
|
}
|
|
|
|
|
break;
|
|
|
|
|
}
|
|
|
|
|
else
|
|
|
|
|
{
|
|
|
|
|
switch (reg_addr)
|
|
|
|
|
{
|
|
|
|
|
case 2:
|
|
|
|
|
regs[2] = (byte)(value & 0x01);
|
|
|
|
|
regs[5] = (byte)(value & 0x01);
|
|
|
|
|
break;
|
|
|
|
|
case 4:
|
|
|
|
|
regs[4] = (byte)(value & 0x01);
|
|
|
|
|
break;
|
|
|
|
|
case 5:
|
|
|
|
|
regs[5] = (byte)(value & 0x07);
|
|
|
|
|
break;
|
|
|
|
|
case 6:
|
|
|
|
|
regs[6] = (byte)(value & 0x03);
|
|
|
|
|
break;
|
|
|
|
|
case 7:
|
|
|
|
|
int mirror = (value >> 1) & 0x03;
|
|
|
|
|
switch (mirror)
|
|
|
|
|
{
|
|
|
|
|
case 0:
|
|
|
|
|
SetMirrorType(EMirrorType.Horizontal);
|
|
|
|
|
break;
|
|
|
|
|
case 1:
|
|
|
|
|
SetMirrorType(EMirrorType.Vertical);
|
|
|
|
|
break;
|
|
|
|
|
case 2:
|
|
|
|
|
SetMirroring(0, 1, 1, 1);
|
|
|
|
|
break;
|
|
|
|
|
case 3:
|
|
|
|
|
SetMirrorType(EMirrorType.OneScreenA);
|
|
|
|
|
break;
|
|
|
|
|
}
|
|
|
|
|
break;
|
|
|
|
|
}
|
|
|
|
|
break;
|
2012-07-21 18:54:12 +00:00
|
|
|
|
}
|
|
|
|
|
}
|
|
|
|
|
}
|
|
|
|
|
|
|
|
|
|
public override byte ReadPPU(int addr)
|
|
|
|
|
{
|
2016-10-22 16:57:51 +00:00
|
|
|
|
if (var_a)
|
2012-07-21 18:54:12 +00:00
|
|
|
|
{
|
2016-10-22 16:57:51 +00:00
|
|
|
|
if (addr < 0x2000)
|
|
|
|
|
{
|
|
|
|
|
int chr_bank = regs[4] | (regs[6] << 1) | (regs[2] << 3);
|
2015-08-09 23:42:47 +00:00
|
|
|
|
|
2016-10-22 16:57:51 +00:00
|
|
|
|
return VROM[((chr_bank & chr_bank_mask_8k) * 0x2000) + addr];
|
|
|
|
|
}
|
|
|
|
|
else
|
|
|
|
|
{
|
|
|
|
|
return base.ReadPPU(addr);
|
|
|
|
|
}
|
2012-07-21 18:54:12 +00:00
|
|
|
|
}
|
|
|
|
|
else
|
|
|
|
|
{
|
2016-10-22 16:57:51 +00:00
|
|
|
|
if (addr < 0x2000)
|
|
|
|
|
{
|
|
|
|
|
int chr_bank = (regs[4] << 2) | (regs[6]) | (regs[2] << 3);
|
|
|
|
|
|
|
|
|
|
return VROM[((chr_bank & chr_bank_mask_8k) * 0x2000) + addr];
|
|
|
|
|
}
|
|
|
|
|
else
|
|
|
|
|
{
|
|
|
|
|
return base.ReadPPU(addr);
|
|
|
|
|
}
|
|
|
|
|
}
|
2012-07-21 18:54:12 +00:00
|
|
|
|
}
|
|
|
|
|
|
|
|
|
|
public override byte ReadPRG(int addr)
|
|
|
|
|
{
|
2012-07-21 19:23:05 +00:00
|
|
|
|
return ROM[((regs[5] & prg_bank_mask_32k) * 0x8000) + addr];
|
2012-07-21 18:54:12 +00:00
|
|
|
|
}
|
|
|
|
|
}
|
|
|
|
|
}
|