Ben
|
0844a660f0
|
Fixed link
Minor change, this link didn't point to the right file, so I corrected it..
Well, it didn't point to any file really
|
2019-01-30 00:01:19 -08:00 |
|
Triang3l
|
57e8f05234
|
[D3D12] Make RG16/RGBA16 RTVs range switchable
|
2019-01-29 14:39:04 +03:00 |
|
Triang3l
|
cb99afffcb
|
[D3D12] Revert changing the sign of tfetch epsilon
|
2019-01-29 12:41:06 +03:00 |
|
Triang3l
|
0c8ce2af04
|
[D3D12] tfetch: change epsilon sign, add 0.5 to getWeights coords
|
2019-01-29 12:35:22 +03:00 |
|
Triang3l
|
61fd5a6dc2
|
[D3D12] Replicate red channel of single-channel textures
|
2019-01-26 14:11:09 +03:00 |
|
Triang3l
|
189ffca234
|
[D3D12] DXBC: Fix aL incrementing
|
2019-01-25 22:43:16 +03:00 |
|
Triang3l
|
80e5c56340
|
Merge branch 'master' into d3d12
|
2019-01-25 20:44:51 +03:00 |
|
Triang3l
|
e706cf0d54
|
[GPU] Fix addsc/mulsc/subsc r# addressing mode not initialized
|
2019-01-25 20:43:53 +03:00 |
|
Triang3l
|
ba7b6d6081
|
[D3D12] Memexport CPU readback, disabled by default
|
2019-01-25 16:33:25 +03:00 |
|
Triang3l
|
4a3245650f
|
[D3D12] Optional non-GS path for quads for PIX
|
2019-01-25 15:09:58 +03:00 |
|
Triang3l
|
eaefc3862f
|
Merge branch 'master' into d3d12
|
2019-01-24 17:46:06 +03:00 |
|
Triang3l
|
4ae9266f13
|
[CPU] Fix vpkd3d half4 component order
|
2019-01-24 17:45:41 +03:00 |
|
Triang3l
|
9dd62c1e15
|
[D3D12] Alpha to coverage (w/o dithering) with RTV, tiny AtoC fixes
|
2019-01-21 23:41:47 +03:00 |
|
Triang3l
|
0a9feb5eca
|
[D3D12] ROV: Alpha to coverage (without dithering)
|
2019-01-21 21:28:26 +03:00 |
|
Triang3l
|
6f5d616372
|
Merge branch 'master' into d3d12
|
2019-01-19 15:17:17 +03:00 |
|
Triang3l
|
c3fcb47efe
|
[Kernel] ExEventObjectType in ObReferenceObjectByHandle
|
2019-01-19 15:16:26 +03:00 |
|
Triang3l
|
0fc8497905
|
[D3D12] Fix debug config crash in back buffer stretching code
|
2019-01-19 14:48:46 +03:00 |
|
Triang3l
|
b7bcdf3e8b
|
[D3D12] Pre-create EDRAM and shared memory buffer descriptors
|
2019-01-17 16:39:51 +03:00 |
|
Triang3l
|
cf7c981991
|
[D3D12] Cache SRV descriptors in the texture cache to copy instead of creating
|
2019-01-16 19:06:11 +03:00 |
|
Triang3l
|
cf3ce4f98b
|
[D3D12] Unhardcode forgotten pipeline creation thread count
|
2019-01-15 21:04:17 +03:00 |
|
Triang3l
|
a1a1110784
|
[D3D12] Non-indexed line loops
|
2019-01-15 14:19:59 +03:00 |
|
Triang3l
|
17dfd84f71
|
[D3D12] Free two alphatest-related system constant dwords
|
2019-01-15 12:58:36 +03:00 |
|
Triang3l
|
7d7a539aee
|
Merge branch 'master' into d3d12
|
2019-01-13 19:07:06 +03:00 |
|
Triang3l
|
8e5a11aeb4
|
[CPU] Add D3DCOLOR vpkd3d test with 0xFFFFFFFF
|
2019-01-13 19:06:14 +03:00 |
|
Triang3l
|
58d9c6f33f
|
Merge branch 'master' into d3d12
|
2019-01-13 17:29:44 +03:00 |
|
Triang3l
|
949b05f517
|
[CPU] Fix saturation in D3DCOLOR vpkd3d
|
2019-01-13 17:29:06 +03:00 |
|
Triang3l
|
27a8e4259e
|
[D3D12] DXBC: Fix 0*anything check with negated operands
|
2019-01-12 18:52:06 +03:00 |
|
Triang3l
|
b8d1bb740b
|
[GPU/D3D12] Fix CTX1 component order
|
2019-01-12 14:28:32 +03:00 |
|
Triang3l
|
e5bcedfd1f
|
[D3D12] DXBC: Fix 0*anything check in muls_prev
|
2019-01-12 13:07:45 +03:00 |
|
Triang3l
|
ef523823d5
|
[D3D12] Force early Z with DSV, fix blend disabled flag in rb_colorcontrol ignored
|
2019-01-11 17:07:33 +03:00 |
|
Triang3l
|
d7ed044be1
|
[D3D12] Don't cull points and rectangles
|
2019-01-09 16:25:03 +03:00 |
|
Triang3l
|
8ad12480a4
|
[D3D12] Copy index buffer to a scratch buffer for memexporting draws
|
2019-01-09 13:19:49 +03:00 |
|
Triang3l
|
aabe6dec9c
|
[D3D12] Fix log level of pipeline creation messages
|
2019-01-08 14:14:14 +03:00 |
|
Triang3l
|
0e9428f1bc
|
Merge branch 'master' into d3d12
|
2019-01-08 01:40:08 +03:00 |
|
Triang3l
|
ae6fd98c3c
|
[CPU] Ignore upper bits of shift amount in srdx/srwx
|
2019-01-08 01:39:21 +03:00 |
|
Triang3l
|
77e9ab342c
|
[D3D12] DXBC: Don't update coverage in the depth-only pixel shader
|
2019-01-06 20:13:23 +03:00 |
|
Triang3l
|
75ec48d225
|
[D3D12] DXBC: Don't declare shared memory SRV in the depth-only pixel shader
|
2019-01-06 18:41:54 +03:00 |
|
Triang3l
|
6c48f209a1
|
[D3D12] Fix 7e3 and 20e4 denormal conversion
|
2019-01-06 15:10:55 +03:00 |
|
Triang3l
|
bc89a5822b
|
[D3D12] Memexport: Fix red/blue swap not being in the write mask
|
2019-01-05 21:14:06 +03:00 |
|
Triang3l
|
1523a1f662
|
[D3D12] Use 3/4 of logical cores for pipeline creation, cleanup pipeline log messages
|
2019-01-04 14:30:26 +03:00 |
|
Triang3l
|
890228b6f3
|
[D3D12] Prototype multithreaded PSO creation
|
2019-01-04 00:30:11 +03:00 |
|
Triang3l
|
364cae6cc8
|
[D3D12] Use deferred command list
|
2019-01-03 15:08:49 +03:00 |
|
Triang3l
|
f0c662fa1e
|
[D3D12] Deferred command list class
|
2019-01-02 23:46:24 +03:00 |
|
Triang3l
|
a97fc28ee2
|
[D3D12] Use multimap for pipelines
|
2019-01-01 23:13:26 +03:00 |
|
Triang3l
|
1cea4062c0
|
[D3D12] Rewrite pipeline cache for compact storage of pipeline descriptions
|
2019-01-01 22:20:50 +03:00 |
|
Triang3l
|
317e5c3ce2
|
[D3D12] Some stats in the profiler, tweak tiled buffer heap sizes
|
2018-12-30 15:09:58 +03:00 |
|
Triang3l
|
87d663d7e0
|
[D3D12] Disable adaptive tessellation temporarily because of cracks
|
2018-12-29 21:12:21 +03:00 |
|
Triang3l
|
928e46c8b2
|
[D3D12] Adaptive tessellation of triangle patches
|
2018-12-29 20:53:41 +03:00 |
|
Triang3l
|
14476e5453
|
[D3D12] Rename 2_10_10_10 AS_16 RT format to AS_10
|
2018-12-29 14:59:10 +03:00 |
|
Triang3l
|
616739048b
|
Merge branch 'master' into d3d12
|
2018-12-29 14:55:17 +03:00 |