mirror of https://github.com/PCSX2/pcsx2.git
FPU/sVU: Fix GCC warning
may be used uninitialized in this function Jump pointer are false positive but it helps to make compiler happy
This commit is contained in:
parent
87d73684fa
commit
2844facae5
|
@ -510,7 +510,7 @@ u32 __fastcall FPU_MUL_HACK(u32 s, u32 t)
|
||||||
|
|
||||||
void FPU_MUL(int regd, int regt, bool reverseOperands)
|
void FPU_MUL(int regd, int regt, bool reverseOperands)
|
||||||
{
|
{
|
||||||
u8 *noHack, *endMul;
|
u8 *noHack, *endMul = nullptr;
|
||||||
|
|
||||||
if (CHECK_FPUMULHACK)
|
if (CHECK_FPUMULHACK)
|
||||||
{
|
{
|
||||||
|
|
|
@ -223,7 +223,7 @@ void ToPS2FPU_Full(int reg, bool flags, int absreg, bool acc, bool addsub)
|
||||||
u8 *end3 = JMP8(0);
|
u8 *end3 = JMP8(0);
|
||||||
|
|
||||||
x86SetJ8(to_underflow);
|
x86SetJ8(to_underflow);
|
||||||
u8 *end4;
|
u8 *end4 = nullptr;
|
||||||
if (flags && FPU_FLAGS_UNDERFLOW) //set underflow flags if not zero
|
if (flags && FPU_FLAGS_UNDERFLOW) //set underflow flags if not zero
|
||||||
{
|
{
|
||||||
xXOR.PD(xRegisterSSE(absreg), xRegisterSSE(absreg));
|
xXOR.PD(xRegisterSSE(absreg), xRegisterSSE(absreg));
|
||||||
|
@ -397,7 +397,7 @@ void FPU_ADD_SUB(int tempd, int tempt) //tempd and tempt are overwritten, they a
|
||||||
void FPU_MUL(int info, int regd, int sreg, int treg, bool acc)
|
void FPU_MUL(int info, int regd, int sreg, int treg, bool acc)
|
||||||
{
|
{
|
||||||
u8 *noHack;
|
u8 *noHack;
|
||||||
u32 *endMul;
|
u32 *endMul = nullptr;
|
||||||
|
|
||||||
if (CHECK_FPUMULHACK)
|
if (CHECK_FPUMULHACK)
|
||||||
{
|
{
|
||||||
|
|
|
@ -1000,7 +1000,7 @@ void recVUMI_SQI(VURegs *VU, int info)
|
||||||
void recVUMI_ILW(VURegs *VU, int info)
|
void recVUMI_ILW(VURegs *VU, int info)
|
||||||
{
|
{
|
||||||
int itreg;
|
int itreg;
|
||||||
s16 imm, off;
|
s16 imm, off = 0;
|
||||||
|
|
||||||
if ( ( _It_ == 0 ) || ( _X_Y_Z_W == 0 ) ) return;
|
if ( ( _It_ == 0 ) || ( _X_Y_Z_W == 0 ) ) return;
|
||||||
//Console.WriteLn("recVUMI_ILW");
|
//Console.WriteLn("recVUMI_ILW");
|
||||||
|
@ -1009,6 +1009,7 @@ void recVUMI_ILW(VURegs *VU, int info)
|
||||||
else if (_Y) off = 4;
|
else if (_Y) off = 4;
|
||||||
else if (_Z) off = 8;
|
else if (_Z) off = 8;
|
||||||
else if (_W) off = 12;
|
else if (_W) off = 12;
|
||||||
|
else pxAssertMsg(0, "off is 0 as default value, could be incorrect");
|
||||||
|
|
||||||
ADD_VI_NEEDED(_Is_);
|
ADD_VI_NEEDED(_Is_);
|
||||||
itreg = ALLOCVI(_It_, MODE_WRITE);
|
itreg = ALLOCVI(_It_, MODE_WRITE);
|
||||||
|
@ -1065,7 +1066,8 @@ void recVUMI_ISW( VURegs *VU, int info )
|
||||||
//------------------------------------------------------------------
|
//------------------------------------------------------------------
|
||||||
void recVUMI_ILWR( VURegs *VU, int info )
|
void recVUMI_ILWR( VURegs *VU, int info )
|
||||||
{
|
{
|
||||||
int off, itreg;
|
int off = 0;
|
||||||
|
int itreg = 0;
|
||||||
|
|
||||||
if ( ( _It_ == 0 ) || ( _X_Y_Z_W == 0 ) ) return;
|
if ( ( _It_ == 0 ) || ( _X_Y_Z_W == 0 ) ) return;
|
||||||
//Console.WriteLn("recVUMI_ILWR");
|
//Console.WriteLn("recVUMI_ILWR");
|
||||||
|
@ -1073,6 +1075,7 @@ void recVUMI_ILWR( VURegs *VU, int info )
|
||||||
else if (_Y) off = 4;
|
else if (_Y) off = 4;
|
||||||
else if (_Z) off = 8;
|
else if (_Z) off = 8;
|
||||||
else if (_W) off = 12;
|
else if (_W) off = 12;
|
||||||
|
else pxAssertMsg(0, "off is 0 as default value, could be incorrect");
|
||||||
|
|
||||||
ADD_VI_NEEDED(_Is_);
|
ADD_VI_NEEDED(_Is_);
|
||||||
itreg = ALLOCVI(_It_, MODE_WRITE);
|
itreg = ALLOCVI(_It_, MODE_WRITE);
|
||||||
|
|
|
@ -2611,7 +2611,7 @@ __declspec(naked) static void SuperVUEndProgram()
|
||||||
// Flushes P/Q regs
|
// Flushes P/Q regs
|
||||||
void SuperVUFlush(int p, int wait)
|
void SuperVUFlush(int p, int wait)
|
||||||
{
|
{
|
||||||
u8* pjmp[3];
|
u8* pjmp[3] = { nullptr, nullptr, nullptr };
|
||||||
if (!(s_needFlush&(1 << p))) return;
|
if (!(s_needFlush&(1 << p))) return;
|
||||||
|
|
||||||
int recwait = p ? s_recWriteP : s_recWriteQ;
|
int recwait = p ? s_recWriteP : s_recWriteQ;
|
||||||
|
|
Loading…
Reference in New Issue