Don't flush the dynarec cache when the sh4 instruction cache is flushed
Fixes Shikigami No Shiro II slowness
This commit is contained in:
parent
15372f4187
commit
22b18d97a0
|
@ -66,8 +66,10 @@ void CCN_CCR_write(u32 addr, u32 value)
|
||||||
//what is 0xAC13DBF8 from ?
|
//what is 0xAC13DBF8 from ?
|
||||||
if (temp.ICI && curr_pc!=0xAC13DBF8)
|
if (temp.ICI && curr_pc!=0xAC13DBF8)
|
||||||
{
|
{
|
||||||
printf("Sh4: i-cache invalidation %08X\n",curr_pc);
|
//printf("Sh4: i-cache invalidation %08X\n",curr_pc);
|
||||||
sh4_cpu.ResetCache();
|
// Shikigami No Shiro II sets ICI frequently
|
||||||
|
// Any reason to flush the dynarec cache for this?
|
||||||
|
//sh4_cpu.ResetCache();
|
||||||
}
|
}
|
||||||
|
|
||||||
temp.ICI=0;
|
temp.ICI=0;
|
||||||
|
|
Loading…
Reference in New Issue