534d92d2c5
Add tested bootloading transfer size
2022-05-14 23:12:53 -04:00
44129dda4c
dsp_rom: Add version numbers and hashes to VerifyRoms and readme
2021-08-22 10:49:46 -07:00
a5e2a0d973
dsp_rom: Remove illegal use of AX with SRS
2021-08-22 10:49:46 -07:00
c881f4db22
dsp_rom: add pseudo code and fix small accuracy issues
...
Doesn't fix anything, hence not upstreaming this.
2021-08-22 10:49:46 -07:00
d0b40528e5
dsp_rom: Fix readme eols and trailing whitespace
2021-08-22 10:49:46 -07:00
4fa9517ba3
docs/DSP: Update version and history
...
The GFDL requires the history section to be updated.
2021-08-21 17:07:14 -07:00
9ef388f1c3
docs/DSP: NEG can set overflow and carry
2021-08-21 17:07:14 -07:00
602163b623
docs/DSP: Fix typo with MULCMVZ and MULCMV
2021-08-21 17:07:14 -07:00
c51c339424
docs/DSP: Document initialization process
2021-08-21 17:07:14 -07:00
5bf59f3ce4
docs/DSP: A failed RETcc only inceases PC by 1, not 2
...
This is because RETcc is a single-word instruction.
2021-08-21 17:07:14 -07:00
1b84721b7f
docs/DSP: Add RTIcc
2021-08-21 17:07:14 -07:00
5611bd8f23
docs/DSP: Change conditional names to match Dolphin
2021-08-21 17:07:14 -07:00
af10eab938
docs/DSP: Split SRSH from SRS
2021-08-21 17:07:14 -07:00
408623b6e9
docs/DSP: Document behavior of LRS/SRS/SI with CR
2021-08-21 17:07:14 -07:00
8fa649e1d6
docs/DSP: Document masking/sign extension behavior of registers
2021-08-21 17:07:14 -07:00
7c645e1865
docs/DSP: Fix registers used by MOVAX and MOV
2021-08-21 17:07:14 -07:00
be753e5a45
docs/DSP: MADDC operates on acS.m, not acS.l
...
This matches the prose and Dolphin's implementation.
2021-08-21 17:07:13 -07:00
0796fada17
docs/DSP: Add information about flags for every instruction
2021-08-21 17:07:13 -07:00
9249454f33
docs/DSP: Document overflow and carry behavior
2021-08-21 17:07:13 -07:00
a8ec0ad27f
docs/DSP: Fix MULXAC bytes
...
The previous encoding was for MULXMVZ.
2021-08-21 16:05:06 -07:00
2db2683ea9
docs/DSP: Fix 'S format
2021-08-21 16:05:06 -07:00
139e05800f
docs/DSP: Fix 'LS encoding
...
The old encoding was a copy of 'LN.
2021-08-21 16:05:06 -07:00
8767df40e5
docs/DSP: Fix acD/acR conflation in shift instructions
2021-08-21 16:05:06 -07:00
332bb6fd55
docs/DSP: Fix operation for LSR/ASR
2021-08-21 16:05:06 -07:00
2eb791d5e1
docs/DSP: Note that ADDAXL is unsigned
2021-08-21 16:05:06 -07:00
953670b057
docs/DSP: Fix operation of ADDR and SUBR
2021-08-21 16:05:06 -07:00
8881ecef19
docs/DSP: Adjust operation for CMPI and CMPIS
...
This more clearly indicates what it is supposed to do.
2021-08-21 16:05:06 -07:00
79664d419c
docs/DSP: Document rounding behavior of CLRL
2021-08-21 16:05:06 -07:00
1bcea561e9
docs/DSP: Add 'NOP
2021-08-21 16:05:05 -07:00
29b61d463e
docs/DSP: Document 'LD and 'LDAX
2021-08-21 16:05:05 -07:00
031621bf51
docs/DSP: Document behavior and instructions when the first nybble is 3
2021-08-21 16:05:05 -07:00
211c2b5d99
docs/DSP: Add most missing instructions
...
These instructions were already implememented by Dolphin, but never added to the manual. Extension instructions will be handled in a later commit, as wlil instructions that were not previously implememented by Dolphin.
2021-08-21 16:05:05 -07:00
446b1d2f13
docs/DSP: Adjust bit names in opcode table
...
The old names did not match the ones used by the instructions themselves, and were generally fairly inconsistent.
2021-08-21 16:05:05 -07:00
16da6e214d
docs/DSP: Hyperlink opcode names
2021-08-21 16:05:03 -07:00
ccc5085988
docs/DSP: Rename 'SLMN to 'SLNM
...
This is for consistency with Dolphin, the opcode table, and 'LSNM.
2021-08-21 16:03:50 -07:00
2a9e1a3b5d
docs/DSP: Document accelerator hardware registers
2021-08-21 16:03:50 -07:00
c9ed9dd0a7
docs/DSP: Adjust formatting of RegisterBitOverview
2021-08-21 16:03:50 -07:00
9a269929ec
docs/DSP: Improve DMA hardware register information
2021-08-21 16:03:50 -07:00
b99fbf7e9c
docs/DSP: Sort hardware registers by address
...
The actual documentation for registers is not changed in this commit; nor are any new registers added. This is purely to make later diffs more readable.
2021-08-21 16:03:50 -07:00
6df892dca7
docs/DSP: Expand DSP Memory Map section
2021-08-21 16:03:50 -07:00
cfc6de8545
docs/DSP: Fix LOOPI, BLOOP, Jcc, and CALLcc opcode table operands
2021-08-21 16:03:50 -07:00
5a0155a1cb
docs/DSP: Fix ANDCF and ANDF being swapped
...
This was implemented in Dolphin in 7c4e654253facd1dca12
2021-08-21 16:03:50 -07:00
000f7b102a
docs/DSP: Fix SBCLR and SBSET being backwards
...
Dolphin has them with SBCLR as 1200 and SBSET as 1300 since the inital megacommit: 775dc8a9c0/Source/Plugins/Plugin_DSP_LLE/Src/opcodes.cpp (L67-L68)
2021-08-21 16:03:49 -07:00
13051ee291
docs/DSP: Elaborate on SBSET and SBCLR
2021-08-21 16:03:49 -07:00
bb1ecd2a81
docs/DSP: Add RTI to opcode list
2021-08-21 16:03:41 -07:00
2c73de7ada
docs/DSP: Add missing already-documented instructions to opcode table
2021-08-21 11:40:54 -07:00
d9f8df3cbe
docs/DSP: Fix typo in HALT encoding
...
"I think I saw a two"
2021-08-21 11:40:54 -07:00
35720284f3
docs/DSP: Fix various spelling/grammar/punctuation issues
2021-08-21 11:40:54 -07:00
2df33ddbbc
docs/DSP: Create .gitignore
...
This is from https://github.com/github/gitignore/blob/master/TeX.gitignore (CC0)
2021-08-21 11:40:54 -07:00
c1242fbd6c
docs/DSP: Update version and history
...
The GFDL requires the history section to be updated. Although there was no actual release, this makes it attribution clearer and separates it from my changes.
2021-08-21 11:40:22 -07:00
xperia64