ShuriZma
/
bsnes
mirror of https://github.com/bsnes-emu/bsnes.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity

Update to v104r15 release. 

byuu says:

Changelog:

  - processor/huc6280,mos6502,wdc65816: replaced abbreviated opcode
    names with descriptive names
  - nall: replaced `PLATFORM_MACOSX` define with `PLATFORM_MACOS`
  - icarus: added `Icarus::missing() -> string_vector` to list missing
    appended firmware files by name
  - ruby, hiro: fix macosx→macos references

The processor instruction renaming was really about consistency with the
other processor cores. I may still need to do this for one or two more
processors.

The icarus change should allow a future release of the icarus
application to import games with external SNES coprocessor firmware once
again. It will also allow this to be possible when used in library mode.
This commit is contained in:
Tim Allen 2017-09-29 20:36:35 +10:00
parent fbc58c70ae
commit 6524a7181d
27 changed files with 512 additions and 508 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
higan/emulator/emulator.hpp
View File

@ -12,7 +12,7 @@ using namespace nall;
namespace Emulator { namespace Emulator {
static const string Name = "higan"; static const string Name = "higan";
static const string Version = "104.14"; static const string Version = "104.15";
static const string Author = "byuu"; static const string Author = "byuu";
static const string License = "GPLv3"; static const string License = "GPLv3";
static const string Website = "https://byuu.org/"; static const string Website = "https://byuu.org/";

43
higan/processor/huc6280/huc6280.hpp
View File

@ -65,6 +65,13 @@ struct HuC6280 {
auto instructionAbsoluteWrite(uint8, uint8 = 0) -> void; auto instructionAbsoluteWrite(uint8, uint8 = 0) -> void;
auto instructionBlockMove(bp) -> void; auto instructionBlockMove(bp) -> void;
auto instructionBranch(bool) -> void; auto instructionBranch(bool) -> void;
auto instructionBranchIfBitReset(uint3) -> void;
auto instructionBranchIfBitSet(uint3) -> void;
auto instructionBranchSubroutine() -> void;
auto instructionBreak() -> void;
auto instructionCallAbsolute() -> void;
auto instructionChangeSpeedLow() -> void;
auto instructionChangeSpeedHigh() -> void;
auto instructionClear(uint8&) -> void; auto instructionClear(uint8&) -> void;
auto instructionClear(bool&) -> void; auto instructionClear(bool&) -> void;
auto instructionImmediate(fp, uint8&) -> void; auto instructionImmediate(fp, uint8&) -> void;
@ -73,38 +80,30 @@ struct HuC6280 {
auto instructionIndirectWrite(uint8, uint8 = 0) -> void; auto instructionIndirectWrite(uint8, uint8 = 0) -> void;
auto instructionIndirectYRead(fp, uint8&) -> void; auto instructionIndirectYRead(fp, uint8&) -> void;
auto instructionIndirectYWrite(uint8) -> void; auto instructionIndirectYWrite(uint8) -> void;
auto instructionJumpAbsolute() -> void;
auto instructionJumpIndirect(uint8 = 0) -> void;
auto instructionMemory(fp) -> void; auto instructionMemory(fp) -> void;
auto instructionNoOperation() -> void;
auto instructionPull(uint8&) -> void; auto instructionPull(uint8&) -> void;
auto instructionPullP() -> void;
auto instructionPush(uint8) -> void; auto instructionPush(uint8) -> void;
auto instructionResetMemoryBit(uint3) -> void;
auto instructionReturnInterrupt() -> void;
auto instructionReturnSubroutine() -> void;
auto instructionSet(bool&) -> void; auto instructionSet(bool&) -> void;
auto instructionSetMemoryBit(uint3) -> void;
auto instructionStoreImplied(uint2) -> void;
auto instructionSwap(uint8&, uint8&) -> void; auto instructionSwap(uint8&, uint8&) -> void;
auto instructionTestAbsolute(uint8 = 0) -> void;
auto instructionTestZeroPage(uint8 = 0) -> void;
auto instructionTransfer(uint8&, uint8&) -> void; auto instructionTransfer(uint8&, uint8&) -> void;
auto instructionTransferAccumulatorToMPR() -> void;
auto instructionTransferMPRToAccumulator() -> void;
auto instructionTransferXS() -> void;
auto instructionZeroPageModify(fp, uint8 = 0) -> void; auto instructionZeroPageModify(fp, uint8 = 0) -> void;
auto instructionZeroPageRead(fp, uint8&, uint8 = 0) -> void; auto instructionZeroPageRead(fp, uint8&, uint8 = 0) -> void;
auto instructionZeroPageWrite(uint8, uint8 = 0) -> void; auto instructionZeroPageWrite(uint8, uint8 = 0) -> void;
auto instructionBBR(uint3) -> void;
auto instructionBBS(uint3) -> void;
auto instructionBRK() -> void;
auto instructionBSR() -> void;
auto instructionCSL() -> void;
auto instructionCSH() -> void;
auto instructionJMPAbsolute() -> void;
auto instructionJMPIndirect(uint8 = 0) -> void;
auto instructionJSR() -> void;
auto instructionNOP() -> void;
auto instructionPLP() -> void;
auto instructionRMB(uint3) -> void;
auto instructionRTI() -> void;
auto instructionRTS() -> void;
auto instructionSMB(uint3) -> void;
auto instructionST(uint2) -> void;
auto instructionTAM() -> void;
auto instructionTMA() -> void;
auto instructionTSTAbsolute(uint8 = 0) -> void;
auto instructionTSTZeroPage(uint8 = 0) -> void;
auto instructionTXS() -> void;
//disassembler.cpp //disassembler.cpp
auto disassemble(uint16 pc) -> string; auto disassemble(uint16 pc) -> string;

152
higan/processor/huc6280/instruction.cpp
View File

@ -28,118 +28,118 @@ auto HuC6280::instruction() -> void {
#define U #define U
switch(code) { switch(code) {
op(0x00, BRK) op(0x00, Break)
op(0x01, IndirectRead, fp(ORA), A, X) op(0x01, IndirectRead, fp(ORA), A, X)
op(0x02, Swap, X, Y) op(0x02, Swap, X, Y)
op(0x03, ST, 0) op(0x03, StoreImplied, 0)
op(0x04, ZeroPageModify, fp(TSB)) op(0x04, ZeroPageModify, fp(TSB))
op(0x05, ZeroPageRead, fp(ORA), A) op(0x05, ZeroPageRead, fp(ORA), A)
op(0x06, ZeroPageModify, fp(ASL)) op(0x06, ZeroPageModify, fp(ASL))
op(0x07, RMB, 0) op(0x07, ResetMemoryBit, 0)
op(0x08, Push, P) op(0x08, Push, P)
op(0x09, Immediate, fp(ORA), A) op(0x09, Immediate, fp(ORA), A)
op(0x0a, Implied, fp(ASL), A) op(0x0a, Implied, fp(ASL), A)
U op(0x0b, NOP) U op(0x0b, NoOperation)
op(0x0c, AbsoluteModify, fp(TSB)) op(0x0c, AbsoluteModify, fp(TSB))
op(0x0d, AbsoluteRead, fp(ORA), A) op(0x0d, AbsoluteRead, fp(ORA), A)
op(0x0e, AbsoluteModify, fp(ASL)) op(0x0e, AbsoluteModify, fp(ASL))
op(0x0f, BBR, 0) op(0x0f, BranchIfBitReset, 0)
op(0x10, Branch, N == 0) op(0x10, Branch, N == 0)
op(0x11, IndirectYRead, fp(ORA), A) op(0x11, IndirectYRead, fp(ORA), A)
op(0x12, IndirectRead, fp(ORA), A) op(0x12, IndirectRead, fp(ORA), A)
op(0x13, ST, 1) op(0x13, StoreImplied, 1)
op(0x14, ZeroPageModify, fp(TRB)) op(0x14, ZeroPageModify, fp(TRB))
op(0x15, ZeroPageRead, fp(ORA), A, X) op(0x15, ZeroPageRead, fp(ORA), A, X)
op(0x16, ZeroPageModify, fp(ASL), X) op(0x16, ZeroPageModify, fp(ASL), X)
op(0x17, RMB, 1) op(0x17, ResetMemoryBit, 1)
op(0x18, Clear, C) op(0x18, Clear, C)
op(0x19, AbsoluteRead, fp(ORA), A, Y) op(0x19, AbsoluteRead, fp(ORA), A, Y)
op(0x1a, Implied, fp(INC), A) op(0x1a, Implied, fp(INC), A)
U op(0x1b, NOP) U op(0x1b, NoOperation)
op(0x1c, AbsoluteModify, fp(TRB)) op(0x1c, AbsoluteModify, fp(TRB))
op(0x1d, AbsoluteRead, fp(ORA), A, X) op(0x1d, AbsoluteRead, fp(ORA), A, X)
op(0x1e, AbsoluteModify, fp(ASL), X) op(0x1e, AbsoluteModify, fp(ASL), X)
op(0x1f, BBR, 1) op(0x1f, BranchIfBitReset, 1)
op(0x20, JSR) op(0x20, CallAbsolute)
op(0x21, IndirectRead, fp(AND), A, X) op(0x21, IndirectRead, fp(AND), A, X)
op(0x22, Swap, A, X) op(0x22, Swap, A, X)
op(0x23, ST, 2) op(0x23, StoreImplied, 2)
op(0x24, ZeroPageRead, fp(BIT), A) op(0x24, ZeroPageRead, fp(BIT), A)
op(0x25, ZeroPageRead, fp(AND), A) op(0x25, ZeroPageRead, fp(AND), A)
op(0x26, ZeroPageModify, fp(ROL)) op(0x26, ZeroPageModify, fp(ROL))
op(0x27, RMB, 2) op(0x27, ResetMemoryBit, 2)
op(0x28, PLP) op(0x28, PullP)
op(0x29, Immediate, fp(AND), A) op(0x29, Immediate, fp(AND), A)
op(0x2a, Implied, fp(ROL), A) op(0x2a, Implied, fp(ROL), A)
U op(0x2b, NOP) U op(0x2b, NoOperation)
op(0x2c, AbsoluteRead, fp(BIT), A) op(0x2c, AbsoluteRead, fp(BIT), A)
op(0x2d, AbsoluteRead, fp(AND), A) op(0x2d, AbsoluteRead, fp(AND), A)
op(0x2e, AbsoluteModify, fp(ROL)) op(0x2e, AbsoluteModify, fp(ROL))
op(0x2f, BBR, 2) op(0x2f, BranchIfBitReset, 2)
op(0x30, Branch, N == 1) op(0x30, Branch, N == 1)
op(0x31, IndirectYRead, fp(AND), A) op(0x31, IndirectYRead, fp(AND), A)
op(0x32, IndirectRead, fp(AND), A) op(0x32, IndirectRead, fp(AND), A)
U op(0x33, NOP) U op(0x33, NoOperation)
op(0x34, ZeroPageRead, fp(BIT), A, X) op(0x34, ZeroPageRead, fp(BIT), A, X)
op(0x35, ZeroPageRead, fp(AND), A, X) op(0x35, ZeroPageRead, fp(AND), A, X)
op(0x36, ZeroPageModify, fp(ROL), X) op(0x36, ZeroPageModify, fp(ROL), X)
op(0x37, RMB, 3) op(0x37, ResetMemoryBit, 3)
op(0x38, Set, C) op(0x38, Set, C)
op(0x39, AbsoluteRead, fp(AND), A, Y) op(0x39, AbsoluteRead, fp(AND), A, Y)
op(0x3a, Implied, fp(DEC), A) op(0x3a, Implied, fp(DEC), A)
U op(0x3b, NOP) U op(0x3b, NoOperation)
op(0x3c, AbsoluteRead, fp(BIT), A, X) op(0x3c, AbsoluteRead, fp(BIT), A, X)
op(0x3d, AbsoluteRead, fp(AND), A, X) op(0x3d, AbsoluteRead, fp(AND), A, X)
op(0x3e, AbsoluteModify, fp(ROL), X) op(0x3e, AbsoluteModify, fp(ROL), X)
op(0x3f, BBR, 3) op(0x3f, BranchIfBitReset, 3)
op(0x40, RTI) op(0x40, ReturnInterrupt)
op(0x41, IndirectRead, fp(EOR), A, X) op(0x41, IndirectRead, fp(EOR), A, X)
op(0x42, Swap, A, Y) op(0x42, Swap, A, Y)
op(0x43, TMA) op(0x43, TransferMPRToAccumulator)
op(0x44, BSR) op(0x44, BranchSubroutine)
op(0x45, ZeroPageRead, fp(EOR), A) op(0x45, ZeroPageRead, fp(EOR), A)
op(0x46, ZeroPageModify, fp(LSR)) op(0x46, ZeroPageModify, fp(LSR))
op(0x47, RMB, 4) op(0x47, ResetMemoryBit, 4)
op(0x48, Push, A) op(0x48, Push, A)
op(0x49, Immediate, fp(EOR), A) op(0x49, Immediate, fp(EOR), A)
op(0x4a, Implied, fp(LSR), A) op(0x4a, Implied, fp(LSR), A)
U op(0x4b, NOP) U op(0x4b, NoOperation)
op(0x4c, JMPAbsolute) op(0x4c, JumpAbsolute)
op(0x4d, AbsoluteRead, fp(EOR), A) op(0x4d, AbsoluteRead, fp(EOR), A)
op(0x4e, AbsoluteModify, fp(LSR)) op(0x4e, AbsoluteModify, fp(LSR))
op(0x4f, BBR, 4) op(0x4f, BranchIfBitReset, 4)
op(0x50, Branch, V == 0) op(0x50, Branch, V == 0)
op(0x51, IndirectYRead, fp(EOR), A) op(0x51, IndirectYRead, fp(EOR), A)
op(0x52, IndirectRead, fp(EOR), A) op(0x52, IndirectRead, fp(EOR), A)
op(0x53, TAM) op(0x53, TransferAccumulatorToMPR)
op(0x54, CSL) op(0x54, ChangeSpeedLow)
op(0x55, ZeroPageRead, fp(EOR), A, X) op(0x55, ZeroPageRead, fp(EOR), A, X)
op(0x56, ZeroPageModify, fp(LSR), X) op(0x56, ZeroPageModify, fp(LSR), X)
op(0x57, RMB, 5) op(0x57, ResetMemoryBit, 5)
op(0x58, Clear, I) op(0x58, Clear, I)
op(0x59, AbsoluteRead, fp(EOR), A, Y) op(0x59, AbsoluteRead, fp(EOR), A, Y)
op(0x5a, Push, Y) op(0x5a, Push, Y)
U op(0x5b, NOP) U op(0x5b, NoOperation)
U op(0x5c, NOP) U op(0x5c, NoOperation)
op(0x5d, AbsoluteRead, fp(EOR), A, X) op(0x5d, AbsoluteRead, fp(EOR), A, X)
op(0x5e, AbsoluteModify, fp(LSR), X) op(0x5e, AbsoluteModify, fp(LSR), X)
op(0x5f, BBR, 5) op(0x5f, BranchIfBitReset, 5)
op(0x60, RTS) op(0x60, ReturnSubroutine)
op(0x61, IndirectRead, fp(ADC), A, X) op(0x61, IndirectRead, fp(ADC), A, X)
op(0x62, Clear, A) op(0x62, Clear, A)
U op(0x63, NOP) U op(0x63, NoOperation)
op(0x64, ZeroPageWrite, 0) op(0x64, ZeroPageWrite, 0)
op(0x65, ZeroPageRead, fp(ADC), A) op(0x65, ZeroPageRead, fp(ADC), A)
op(0x66, ZeroPageModify, fp(ROR)) op(0x66, ZeroPageModify, fp(ROR))
op(0x67, RMB, 6) op(0x67, ResetMemoryBit, 6)
op(0x68, Pull, A) op(0x68, Pull, A)
op(0x69, Immediate, fp(ADC), A) op(0x69, Immediate, fp(ADC), A)
op(0x6a, Implied, fp(ROR), A) op(0x6a, Implied, fp(ROR), A)
U op(0x6b, NOP) U op(0x6b, NoOperation)
op(0x6c, JMPIndirect) op(0x6c, JumpIndirect)
op(0x6d, AbsoluteRead, fp(ADC), A) op(0x6d, AbsoluteRead, fp(ADC), A)
op(0x6e, AbsoluteModify, fp(ROR)) op(0x6e, AbsoluteModify, fp(ROR))
op(0x6f, BBR, 6) op(0x6f, BranchIfBitReset, 6)
op(0x70, Branch, V == 1) op(0x70, Branch, V == 1)
op(0x71, IndirectYRead, fp(ADC), A) op(0x71, IndirectYRead, fp(ADC), A)
op(0x72, IndirectRead, fp(ADC), A) op(0x72, IndirectRead, fp(ADC), A)
@ -147,79 +147,79 @@ U op(0x6b, NOP)
op(0x74, ZeroPageWrite, 0, X) op(0x74, ZeroPageWrite, 0, X)
op(0x75, ZeroPageRead, fp(ADC), A, X) op(0x75, ZeroPageRead, fp(ADC), A, X)
op(0x76, ZeroPageModify, fp(ROR), X) op(0x76, ZeroPageModify, fp(ROR), X)
op(0x77, RMB, 7) op(0x77, ResetMemoryBit, 7)
op(0x78, Set, I) op(0x78, Set, I)
op(0x79, AbsoluteRead, fp(ADC), A, Y) op(0x79, AbsoluteRead, fp(ADC), A, Y)
op(0x7a, Pull, Y) op(0x7a, Pull, Y)
U op(0x7b, NOP) U op(0x7b, NoOperation)
op(0x7c, JMPIndirect, X) op(0x7c, JumpIndirect, X)
op(0x7d, AbsoluteRead, fp(ADC), A, X) op(0x7d, AbsoluteRead, fp(ADC), A, X)
op(0x7e, AbsoluteModify, fp(ROR), X) op(0x7e, AbsoluteModify, fp(ROR), X)
op(0x7f, BBR, 7) op(0x7f, BranchIfBitReset, 7)
op(0x80, Branch, 1) op(0x80, Branch, 1)
op(0x81, IndirectWrite, A, X) op(0x81, IndirectWrite, A, X)
op(0x82, Clear, X) op(0x82, Clear, X)
op(0x83, TSTZeroPage) op(0x83, TestZeroPage)
op(0x84, ZeroPageWrite, Y) op(0x84, ZeroPageWrite, Y)
op(0x85, ZeroPageWrite, A) op(0x85, ZeroPageWrite, A)
op(0x86, ZeroPageWrite, X) op(0x86, ZeroPageWrite, X)
op(0x87, SMB, 0) op(0x87, SetMemoryBit, 0)
op(0x88, Implied, fp(DEC), Y) op(0x88, Implied, fp(DEC), Y)
op(0x89, Immediate, fp(BIT), A) op(0x89, Immediate, fp(BIT), A)
op(0x8a, Transfer, X, A) op(0x8a, Transfer, X, A)
U op(0x8b, NOP) U op(0x8b, NoOperation)
op(0x8c, AbsoluteWrite, Y) op(0x8c, AbsoluteWrite, Y)
op(0x8d, AbsoluteWrite, A) op(0x8d, AbsoluteWrite, A)
op(0x8e, AbsoluteWrite, X) op(0x8e, AbsoluteWrite, X)
op(0x8f, BBS, 0) op(0x8f, BranchIfBitSet, 0)
op(0x90, Branch, C == 0) op(0x90, Branch, C == 0)
op(0x91, IndirectYWrite, A) op(0x91, IndirectYWrite, A)
op(0x92, IndirectWrite, A) op(0x92, IndirectWrite, A)
op(0x93, TSTAbsolute) op(0x93, TestAbsolute)
op(0x94, ZeroPageWrite, Y, X) op(0x94, ZeroPageWrite, Y, X)
op(0x95, ZeroPageWrite, A, X) op(0x95, ZeroPageWrite, A, X)
op(0x96, ZeroPageWrite, X, Y) op(0x96, ZeroPageWrite, X, Y)
op(0x97, SMB, 1) op(0x97, SetMemoryBit, 1)
op(0x98, Transfer, Y, A) op(0x98, Transfer, Y, A)
op(0x99, AbsoluteWrite, A, Y) op(0x99, AbsoluteWrite, A, Y)
op(0x9a, TXS) op(0x9a, TransferXS)
U op(0x9b, NOP) U op(0x9b, NoOperation)
op(0x9c, AbsoluteWrite, 0) op(0x9c, AbsoluteWrite, 0)
op(0x9d, AbsoluteWrite, A, X) op(0x9d, AbsoluteWrite, A, X)
op(0x9e, AbsoluteWrite, 0, X) op(0x9e, AbsoluteWrite, 0, X)
op(0x9f, BBS, 1) op(0x9f, BranchIfBitSet, 1)
op(0xa0, Immediate, fp(LD), Y) op(0xa0, Immediate, fp(LD), Y)
op(0xa1, IndirectRead, fp(LD), A, X) op(0xa1, IndirectRead, fp(LD), A, X)
op(0xa2, Immediate, fp(LD), X) op(0xa2, Immediate, fp(LD), X)
op(0xa3, TSTZeroPage, X) op(0xa3, TestZeroPage, X)
op(0xa4, ZeroPageRead, fp(LD), Y) op(0xa4, ZeroPageRead, fp(LD), Y)
op(0xa5, ZeroPageRead, fp(LD), A) op(0xa5, ZeroPageRead, fp(LD), A)
op(0xa6, ZeroPageRead, fp(LD), X) op(0xa6, ZeroPageRead, fp(LD), X)
op(0xa7, SMB, 2) op(0xa7, SetMemoryBit, 2)
op(0xa8, Transfer, A, Y) op(0xa8, Transfer, A, Y)
op(0xa9, Immediate, fp(LD), A) op(0xa9, Immediate, fp(LD), A)
op(0xaa, Transfer, A, X) op(0xaa, Transfer, A, X)
U op(0xab, NOP) U op(0xab, NoOperation)
op(0xac, AbsoluteRead, fp(LD), Y) op(0xac, AbsoluteRead, fp(LD), Y)
op(0xad, AbsoluteRead, fp(LD), A) op(0xad, AbsoluteRead, fp(LD), A)
op(0xae, AbsoluteRead, fp(LD), X) op(0xae, AbsoluteRead, fp(LD), X)
op(0xaf, BBS, 2) op(0xaf, BranchIfBitSet, 2)
op(0xb0, Branch, C == 1) op(0xb0, Branch, C == 1)
op(0xb1, IndirectYRead, fp(LD), A) op(0xb1, IndirectYRead, fp(LD), A)
op(0xb2, IndirectRead, fp(LD), A) op(0xb2, IndirectRead, fp(LD), A)
op(0xb3, TSTAbsolute, X) op(0xb3, TestAbsolute, X)
op(0xb4, ZeroPageRead, fp(LD), Y, X) op(0xb4, ZeroPageRead, fp(LD), Y, X)
op(0xb5, ZeroPageRead, fp(LD), A, X) op(0xb5, ZeroPageRead, fp(LD), A, X)
op(0xb6, ZeroPageRead, fp(LD), X, Y) op(0xb6, ZeroPageRead, fp(LD), X, Y)
op(0xb7, SMB, 3) op(0xb7, SetMemoryBit, 3)
op(0xb8, Clear, V) op(0xb8, Clear, V)
op(0xb9, AbsoluteRead, fp(LD), A, Y) op(0xb9, AbsoluteRead, fp(LD), A, Y)
op(0xba, Transfer, S, X) op(0xba, Transfer, S, X)
U op(0xbb, NOP) U op(0xbb, NoOperation)
op(0xbc, AbsoluteRead, fp(LD), Y, X) op(0xbc, AbsoluteRead, fp(LD), Y, X)
op(0xbd, AbsoluteRead, fp(LD), A, X) op(0xbd, AbsoluteRead, fp(LD), A, X)
op(0xbe, AbsoluteRead, fp(LD), X, Y) op(0xbe, AbsoluteRead, fp(LD), X, Y)
op(0xbf, BBS, 3) op(0xbf, BranchIfBitSet, 3)
op(0xc0, Immediate, fp(CPY), Y) op(0xc0, Immediate, fp(CPY), Y)
op(0xc1, IndirectRead, fp(CMP), A, X) op(0xc1, IndirectRead, fp(CMP), A, X)
op(0xc2, Clear, Y) op(0xc2, Clear, Y)
@ -227,47 +227,47 @@ U op(0xbb, NOP)
op(0xc4, ZeroPageRead, fp(CPY), Y) op(0xc4, ZeroPageRead, fp(CPY), Y)
op(0xc5, ZeroPageRead, fp(CMP), A) op(0xc5, ZeroPageRead, fp(CMP), A)
op(0xc6, ZeroPageModify, fp(DEC)) op(0xc6, ZeroPageModify, fp(DEC))
op(0xc7, SMB, 4) op(0xc7, SetMemoryBit, 4)
op(0xc8, Implied, fp(INC), Y) op(0xc8, Implied, fp(INC), Y)
op(0xc9, Immediate, fp(CMP), A) op(0xc9, Immediate, fp(CMP), A)
op(0xca, Implied, fp(DEC), X) op(0xca, Implied, fp(DEC), X)
U op(0xcb, NOP) U op(0xcb, NoOperation)
op(0xcc, AbsoluteRead, fp(CPY), Y) op(0xcc, AbsoluteRead, fp(CPY), Y)
op(0xcd, AbsoluteRead, fp(CMP), A) op(0xcd, AbsoluteRead, fp(CMP), A)
op(0xce, AbsoluteModify, fp(DEC)) op(0xce, AbsoluteModify, fp(DEC))
op(0xcf, BBS, 4) op(0xcf, BranchIfBitSet, 4)
op(0xd0, Branch, Z == 0) op(0xd0, Branch, Z == 0)
op(0xd1, IndirectYRead, fp(CMP), A) op(0xd1, IndirectYRead, fp(CMP), A)
op(0xd2, IndirectRead, fp(CMP), A) op(0xd2, IndirectRead, fp(CMP), A)
op(0xd3, BlockMove, fp(TIN)) op(0xd3, BlockMove, fp(TIN))
op(0xd4, CSH) op(0xd4, ChangeSpeedHigh)
op(0xd5, ZeroPageRead, fp(CMP), A, X) op(0xd5, ZeroPageRead, fp(CMP), A, X)
op(0xd6, ZeroPageModify, fp(DEC), X) op(0xd6, ZeroPageModify, fp(DEC), X)
op(0xd7, SMB, 5) op(0xd7, SetMemoryBit, 5)
op(0xd8, Clear, D) op(0xd8, Clear, D)
op(0xd9, AbsoluteRead, fp(CMP), A, Y) op(0xd9, AbsoluteRead, fp(CMP), A, Y)
op(0xda, Push, X) op(0xda, Push, X)
U op(0xdb, NOP) U op(0xdb, NoOperation)
U op(0xdc, NOP) U op(0xdc, NoOperation)
op(0xdd, AbsoluteRead, fp(CMP), A, X) op(0xdd, AbsoluteRead, fp(CMP), A, X)
op(0xde, AbsoluteModify, fp(DEC), X) op(0xde, AbsoluteModify, fp(DEC), X)
op(0xdf, BBS, 5) op(0xdf, BranchIfBitSet, 5)
op(0xe0, Immediate, fp(CPX), X) op(0xe0, Immediate, fp(CPX), X)
op(0xe1, IndirectRead, fp(SBC), A, X) op(0xe1, IndirectRead, fp(SBC), A, X)
U op(0xe2, NOP) U op(0xe2, NoOperation)
op(0xe3, BlockMove, fp(TIA)) op(0xe3, BlockMove, fp(TIA))
op(0xe4, ZeroPageRead, fp(CPX), X) op(0xe4, ZeroPageRead, fp(CPX), X)
op(0xe5, ZeroPageRead, fp(SBC), A) op(0xe5, ZeroPageRead, fp(SBC), A)
op(0xe6, ZeroPageModify, fp(INC)) op(0xe6, ZeroPageModify, fp(INC))
op(0xe7, SMB, 6) op(0xe7, SetMemoryBit, 6)
op(0xe8, Implied, fp(INC), X) op(0xe8, Implied, fp(INC), X)
op(0xe9, Immediate, fp(SBC), A) op(0xe9, Immediate, fp(SBC), A)
op(0xea, NOP) op(0xea, NoOperation)
U op(0xeb, NOP) U op(0xeb, NoOperation)
op(0xec, AbsoluteRead, fp(CPX), X) op(0xec, AbsoluteRead, fp(CPX), X)
op(0xed, AbsoluteRead, fp(SBC), A) op(0xed, AbsoluteRead, fp(SBC), A)
op(0xee, AbsoluteModify, fp(INC)) op(0xee, AbsoluteModify, fp(INC))
op(0xef, BBS, 6) op(0xef, BranchIfBitSet, 6)
op(0xf0, Branch, Z == 1) op(0xf0, Branch, Z == 1)
op(0xf1, IndirectYRead, fp(SBC), A) op(0xf1, IndirectYRead, fp(SBC), A)
op(0xf2, IndirectRead, fp(SBC), A) op(0xf2, IndirectRead, fp(SBC), A)
@ -275,15 +275,15 @@ U op(0xeb, NOP)
op(0xf4, Set, T) op(0xf4, Set, T)
op(0xf5, ZeroPageRead, fp(SBC), A, X) op(0xf5, ZeroPageRead, fp(SBC), A, X)
op(0xf6, ZeroPageModify, fp(INC), X) op(0xf6, ZeroPageModify, fp(INC), X)
op(0xf7, SMB, 7) op(0xf7, SetMemoryBit, 7)
op(0xf8, Set, D) op(0xf8, Set, D)
op(0xf9, AbsoluteRead, fp(SBC), A, Y) op(0xf9, AbsoluteRead, fp(SBC), A, Y)
op(0xfa, Pull, X) op(0xfa, Pull, X)
U op(0xfb, NOP) U op(0xfb, NoOperation)
U op(0xfc, NOP) U op(0xfc, NoOperation)
op(0xfd, AbsoluteRead, fp(SBC), A, X) op(0xfd, AbsoluteRead, fp(SBC), A, X)
op(0xfe, AbsoluteModify, fp(INC), X) op(0xfe, AbsoluteModify, fp(INC), X)
op(0xff, BBS, 7) op(0xff, BranchIfBitSet, 7)
} }
#undef U #undef U
} }

376
higan/processor/huc6280/instructions.cpp
View File

@ -62,6 +62,72 @@ auto HuC6280::instructionBranch(bool take) -> void {
} }
} }
auto HuC6280::instructionBranchIfBitReset(uint3 index) -> void {
auto zeropage = operand();
auto displacement = operand();
io();
io();
L auto data = load8(zeropage);
if(data.bit(index) == 0) {
PC += (int8)displacement;
}
}
auto HuC6280::instructionBranchIfBitSet(uint3 index) -> void {
auto zeropage = operand();
auto displacement = operand();
io();
io();
L auto data = load8(zeropage);
if(data.bit(index) == 1) {
PC += (int8)displacement;
}
}
auto HuC6280::instructionBranchSubroutine() -> void {
auto displacement = operand();
io();
io();
io();
io();
push((PC - 1) >> 8);
L push((PC - 1) >> 0);
PC += (int8)displacement;
}
auto HuC6280::instructionBreak() -> void {
operand();
io();
push(PC >> 8);
push(PC >> 0);
uint8 p = P;
push(p | 0x10); //B flag set on push
D = 0;
I = 1;
PC.byte(0) = load16(0xfff6);
L PC.byte(1) = load16(0xfff7);
}
auto HuC6280::instructionCallAbsolute() -> void {
uint16 address = operand();
address |= operand() << 8;
io();
io();
push((PC - 1) >> 8);
L push((PC - 1) >> 0);
PC = address;
}
auto HuC6280::instructionChangeSpeedLow() -> void {
L io();
r.cs = 4;
}
auto HuC6280::instructionChangeSpeedHigh() -> void {
L io();
r.cs = 1;
}
auto HuC6280::instructionClear(uint8& data) -> void { auto HuC6280::instructionClear(uint8& data) -> void {
L io(); L io();
data = 0; data = 0;
@ -115,6 +181,22 @@ auto HuC6280::instructionIndirectYWrite(uint8 data) -> void {
L store16(absolute + Y, data); L store16(absolute + Y, data);
} }
auto HuC6280::instructionJumpAbsolute() -> void {
uint16 address = operand();
address |= operand() << 8;
L io();
PC = address;
}
auto HuC6280::instructionJumpIndirect(uint8 index) -> void {
uint16 address = operand();
address |= operand() << 8;
io();
io();
PC.byte(0) = load16(address + index + 0);
L PC.byte(1) = load16(address + index + 1);
}
auto HuC6280::instructionMemory(fp alu) -> void { auto HuC6280::instructionMemory(fp alu) -> void {
auto a = A; auto a = A;
A = ALU(load8(X)); A = ALU(load8(X));
@ -122,6 +204,10 @@ L store8(X, A);
A = a; A = a;
} }
auto HuC6280::instructionNoOperation() -> void {
L io();
}
auto HuC6280::instructionPull(uint8& data) -> void { auto HuC6280::instructionPull(uint8& data) -> void {
io(); io();
io(); io();
@ -130,22 +216,99 @@ L data = pull();
N = data.bit(7); N = data.bit(7);
} }
auto HuC6280::instructionPullP() -> void {
io();
io();
L P = pull();
}
auto HuC6280::instructionPush(uint8 data) -> void { auto HuC6280::instructionPush(uint8 data) -> void {
io(); io();
L push(data); L push(data);
} }
auto HuC6280::instructionResetMemoryBit(uint3 index) -> void {
auto zeropage = operand();
io();
io();
io();
auto data = load8(zeropage);
data.bit(index) = 0;
L store8(zeropage, data);
}
auto HuC6280::instructionReturnInterrupt() -> void {
io();
io();
io();
P = pull();
PC.byte(0) = pull();
L PC.byte(1) = pull();
}
auto HuC6280::instructionReturnSubroutine() -> void {
io();
io();
io();
PC.byte(0) = pull();
PC.byte(1) = pull();
L io();
PC++;
}
auto HuC6280::instructionSet(bool& flag) -> void { auto HuC6280::instructionSet(bool& flag) -> void {
L io(); L io();
flag = 1; flag = 1;
} }
auto HuC6280::instructionSetMemoryBit(uint3 index) -> void {
auto zeropage = operand();
io();
io();
io();
auto data = load8(zeropage);
data.bit(index) = 1;
L store8(zeropage, data);
}
auto HuC6280::instructionStoreImplied(uint2 index) -> void {
auto data = operand();
io();
io();
L store(index, data);
}
auto HuC6280::instructionSwap(uint8& lhs, uint8& rhs) -> void { auto HuC6280::instructionSwap(uint8& lhs, uint8& rhs) -> void {
io(); io();
L io(); L io();
swap(lhs, rhs); swap(lhs, rhs);
} }
auto HuC6280::instructionTestAbsolute(uint8 index) -> void {
auto mask = operand();
uint16 absolute = operand();
absolute |= operand() << 8;
io();
io();
io();
L uint8 data = load16(absolute + index);
Z = (data & mask) == 0;
V = data.bit(6);
N = data.bit(7);
}
auto HuC6280::instructionTestZeroPage(uint8 index) -> void {
auto mask = operand();
auto zeropage = operand();
io();
io();
io();
L uint8 data = load8(zeropage + index);
Z = (data & mask) == 0;
V = data.bit(6);
N = data.bit(7);
}
auto HuC6280::instructionTransfer(uint8& source, uint8& target) -> void { auto HuC6280::instructionTransfer(uint8& source, uint8& target) -> void {
L io(); L io();
target = source; target = source;
@ -153,6 +316,30 @@ L io();
N = target.bit(7); N = target.bit(7);
} }
auto HuC6280::instructionTransferAccumulatorToMPR() -> void {
auto mask = operand();
io();
io();
L io();
for(uint index : range(8)) {
if(mask.bit(index)) r.mpr[index] = A;
}
}
auto HuC6280::instructionTransferMPRToAccumulator() -> void {
auto mask = operand();
io();
L io();
for(uint index : range(8)) {
if(mask.bit(index)) { A = r.mpr[index]; break; }
}
}
auto HuC6280::instructionTransferXS() -> void {
L io();
S = X;
}
auto HuC6280::instructionZeroPageModify(fp alu, uint8 index) -> void { auto HuC6280::instructionZeroPageModify(fp alu, uint8 index) -> void {
auto zeropage = operand(); auto zeropage = operand();
io(); io();
@ -172,192 +359,3 @@ auto HuC6280::instructionZeroPageWrite(uint8 data, uint8 index) -> void {
io(); io();
L store8(zeropage + index, data); L store8(zeropage + index, data);
} }
//
auto HuC6280::instructionBBR(uint3 index) -> void {
auto zeropage = operand();
auto displacement = operand();
io();
io();
L auto data = load8(zeropage);
if(data.bit(index) == 0) {
PC += (int8)displacement;
}
}
auto HuC6280::instructionBBS(uint3 index) -> void {
auto zeropage = operand();
auto displacement = operand();
io();
io();
L auto data = load8(zeropage);
if(data.bit(index) == 1) {
PC += (int8)displacement;
}
}
auto HuC6280::instructionBRK() -> void {
operand();
io();
push(PC >> 8);
push(PC >> 0);
uint8 p = P;
push(p | 0x10); //B flag set on push
D = 0;
I = 1;
PC.byte(0) = load16(0xfff6);
L PC.byte(1) = load16(0xfff7);
}
auto HuC6280::instructionBSR() -> void {
auto displacement = operand();
io();
io();
io();
io();
push((PC - 1) >> 8);
L push((PC - 1) >> 0);
PC += (int8)displacement;
}
auto HuC6280::instructionCSL() -> void {
L io();
r.cs = 4;
}
auto HuC6280::instructionCSH() -> void {
L io();
r.cs = 1;
}
auto HuC6280::instructionJMPAbsolute() -> void {
uint16 address = operand();
address |= operand() << 8;
L io();
PC = address;
}
auto HuC6280::instructionJMPIndirect(uint8 index) -> void {
uint16 address = operand();
address |= operand() << 8;
io();
io();
PC.byte(0) = load16(address + index + 0);
L PC.byte(1) = load16(address + index + 1);
}
auto HuC6280::instructionJSR() -> void {
uint16 address = operand();
address |= operand() << 8;
io();
io();
push((PC - 1) >> 8);
L push((PC - 1) >> 0);
PC = address;
}
auto HuC6280::instructionNOP() -> void {
L io();
}
auto HuC6280::instructionPLP() -> void {
io();
io();
L P = pull();
}
auto HuC6280::instructionRMB(uint3 index) -> void {
auto zeropage = operand();
io();
io();
io();
auto data = load8(zeropage);
data.bit(index) = 0;
L store8(zeropage, data);
}
auto HuC6280::instructionRTI() -> void {
io();
io();
io();
P = pull();
PC.byte(0) = pull();
L PC.byte(1) = pull();
}
auto HuC6280::instructionRTS() -> void {
io();
io();
io();
PC.byte(0) = pull();
PC.byte(1) = pull();
L io();
PC++;
}
auto HuC6280::instructionSMB(uint3 index) -> void {
auto zeropage = operand();
io();
io();
io();
auto data = load8(zeropage);
data.bit(index) = 1;
L store8(zeropage, data);
}
auto HuC6280::instructionST(uint2 index) -> void {
auto data = operand();
io();
io();
L store(index, data);
}
auto HuC6280::instructionTAM() -> void {
auto mask = operand();
io();
io();
L io();
for(uint index : range(8)) {
if(mask.bit(index)) r.mpr[index] = A;
}
}
auto HuC6280::instructionTMA() -> void {
auto mask = operand();
io();
L io();
for(uint index : range(8)) {
if(mask.bit(index)) { A = r.mpr[index]; break; }
}
}
auto HuC6280::instructionTSTAbsolute(uint8 index) -> void {
auto mask = operand();
uint16 absolute = operand();
absolute |= operand() << 8;
io();
io();
io();
L uint8 data = load16(absolute + index);
Z = (data & mask) == 0;
V = data.bit(6);
N = data.bit(7);
}
auto HuC6280::instructionTSTZeroPage(uint8 index) -> void {
auto mask = operand();
auto zeropage = operand();
io();
io();
io();
L uint8 data = load8(zeropage + index);
Z = (data & mask) == 0;
V = data.bit(6);
N = data.bit(7);
}
auto HuC6280::instructionTXS() -> void {
L io();
S = X;
}

20
higan/processor/mos6502/instruction.cpp
View File

@ -18,11 +18,11 @@ auto MOS6502::instruction() -> void {
auto code = opcode(); auto code = opcode();
switch(code) { switch(code) {
op(0x00, BRK) op(0x00, Break)
op(0x01, IndirectXRead, fp(ORA), A) op(0x01, IndirectXRead, fp(ORA), A)
op(0x05, ZeroPageRead, fp(ORA), A) op(0x05, ZeroPageRead, fp(ORA), A)
op(0x06, ZeroPageModify, fp(ASL)) op(0x06, ZeroPageModify, fp(ASL))
op(0x08, PHP) op(0x08, PushP)
op(0x09, Immediate, fp(ORA), A) op(0x09, Immediate, fp(ORA), A)
op(0x0a, Implied, fp(ASL), A) op(0x0a, Implied, fp(ASL), A)
op(0x0d, AbsoluteRead, fp(ORA), A) op(0x0d, AbsoluteRead, fp(ORA), A)
@ -35,12 +35,12 @@ auto MOS6502::instruction() -> void {
op(0x19, AbsoluteRead, fp(ORA), A, Y) op(0x19, AbsoluteRead, fp(ORA), A, Y)
op(0x1d, AbsoluteRead, fp(ORA), A, X) op(0x1d, AbsoluteRead, fp(ORA), A, X)
op(0x1e, AbsoluteModify, fp(ASL), X) op(0x1e, AbsoluteModify, fp(ASL), X)
op(0x20, JSRAbsolute) op(0x20, CallAbsolute)
op(0x21, IndirectXRead, fp(AND), A) op(0x21, IndirectXRead, fp(AND), A)
op(0x24, ZeroPageRead, fp(BIT), A) op(0x24, ZeroPageRead, fp(BIT), A)
op(0x25, ZeroPageRead, fp(AND), A) op(0x25, ZeroPageRead, fp(AND), A)
op(0x26, ZeroPageModify, fp(ROL)) op(0x26, ZeroPageModify, fp(ROL))
op(0x28, PLP) op(0x28, PullP)
op(0x29, Immediate, fp(AND), A) op(0x29, Immediate, fp(AND), A)
op(0x2a, Implied, fp(ROL), A) op(0x2a, Implied, fp(ROL), A)
op(0x2c, AbsoluteRead, fp(BIT), A) op(0x2c, AbsoluteRead, fp(BIT), A)
@ -54,14 +54,14 @@ auto MOS6502::instruction() -> void {
op(0x39, AbsoluteRead, fp(AND), A, Y) op(0x39, AbsoluteRead, fp(AND), A, Y)
op(0x3d, AbsoluteRead, fp(AND), A, X) op(0x3d, AbsoluteRead, fp(AND), A, X)
op(0x3e, AbsoluteModify, fp(ROL), X) op(0x3e, AbsoluteModify, fp(ROL), X)
op(0x40, RTI) op(0x40, ReturnInterrupt)
op(0x41, IndirectXRead, fp(EOR), A) op(0x41, IndirectXRead, fp(EOR), A)
op(0x45, ZeroPageRead, fp(EOR), A) op(0x45, ZeroPageRead, fp(EOR), A)
op(0x46, ZeroPageModify, fp(LSR)) op(0x46, ZeroPageModify, fp(LSR))
op(0x48, Push, A) op(0x48, Push, A)
op(0x49, Immediate, fp(EOR), A) op(0x49, Immediate, fp(EOR), A)
op(0x4a, Implied, fp(LSR), A) op(0x4a, Implied, fp(LSR), A)
op(0x4c, JMPAbsolute) op(0x4c, JumpAbsolute)
op(0x4d, AbsoluteRead, fp(EOR), A) op(0x4d, AbsoluteRead, fp(EOR), A)
op(0x4e, AbsoluteModify, fp(LSR)) op(0x4e, AbsoluteModify, fp(LSR))
op(0x50, Branch, V == 0) op(0x50, Branch, V == 0)
@ -72,14 +72,14 @@ auto MOS6502::instruction() -> void {
op(0x59, AbsoluteRead, fp(EOR), A, Y) op(0x59, AbsoluteRead, fp(EOR), A, Y)
op(0x5d, AbsoluteRead, fp(EOR), A, X) op(0x5d, AbsoluteRead, fp(EOR), A, X)
op(0x5e, AbsoluteModify, fp(LSR), X) op(0x5e, AbsoluteModify, fp(LSR), X)
op(0x60, RTS) op(0x60, ReturnSubroutine)
op(0x61, IndirectXRead, fp(ADC), A) op(0x61, IndirectXRead, fp(ADC), A)
op(0x65, ZeroPageRead, fp(ADC), A) op(0x65, ZeroPageRead, fp(ADC), A)
op(0x66, ZeroPageModify, fp(ROR)) op(0x66, ZeroPageModify, fp(ROR))
op(0x68, Pull, A) op(0x68, Pull, A)
op(0x69, Immediate, fp(ADC), A) op(0x69, Immediate, fp(ADC), A)
op(0x6a, Implied, fp(ROR), A) op(0x6a, Implied, fp(ROR), A)
op(0x6c, JMPIndirect) op(0x6c, JumpIndirect)
op(0x6d, AbsoluteRead, fp(ADC), A) op(0x6d, AbsoluteRead, fp(ADC), A)
op(0x6e, AbsoluteModify, fp(ROR)) op(0x6e, AbsoluteModify, fp(ROR))
op(0x70, Branch, V == 1) op(0x70, Branch, V == 1)
@ -157,7 +157,7 @@ auto MOS6502::instruction() -> void {
op(0xe6, ZeroPageModify, fp(INC)) op(0xe6, ZeroPageModify, fp(INC))
op(0xe8, Implied, fp(INC), X) op(0xe8, Implied, fp(INC), X)
op(0xe9, Immediate, fp(SBC), A) op(0xe9, Immediate, fp(SBC), A)
op(0xea, NOP) op(0xea, NoOperation)
op(0xec, AbsoluteRead, fp(CPX), X) op(0xec, AbsoluteRead, fp(CPX), X)
op(0xed, AbsoluteRead, fp(SBC), A) op(0xed, AbsoluteRead, fp(SBC), A)
op(0xee, AbsoluteModify, fp(INC)) op(0xee, AbsoluteModify, fp(INC))
@ -172,7 +172,7 @@ auto MOS6502::instruction() -> void {
} }
//unimplemented instruction //unimplemented instruction
return instructionNOP(); return instructionNoOperation();
} }
#undef op #undef op

140
higan/processor/mos6502/instructions.cpp
View File

@ -52,6 +52,28 @@ auto MOS6502::instructionBranch(bool take) -> void {
} }
} }
auto MOS6502::instructionBreak() -> void {
operand();
push(PCH);
push(PCL);
uint16 vector = 0xfffe;
nmi(vector);
push(P | 0x30);
I = 1;
PCL = read(vector++);
L PCH = read(vector++);
}
auto MOS6502::instructionCallAbsolute() -> void {
uint16 absolute = operand();
absolute |= operand() << 8;
idle();
PC--;
push(PCH);
L push(PCL);
PC = absolute;
}
auto MOS6502::instructionClear(bool& flag) -> void { auto MOS6502::instructionClear(bool& flag) -> void {
L idle(); L idle();
flag = 0; flag = 0;
@ -98,6 +120,25 @@ auto MOS6502::instructionIndirectYWrite(uint8& data) -> void {
L write(absolute + Y, data); L write(absolute + Y, data);
} }
auto MOS6502::instructionJumpAbsolute() -> void {
uint16 absolute = operand();
L absolute |= operand() << 8;
PC = absolute;
}
auto MOS6502::instructionJumpIndirect() -> void {
uint16 absolute = operand();
absolute |= operand() << 8;
uint16 pc = read(absolute);
absolute.byte(0)++; //MOS6502: $00ff wraps here to $0000; not $0100
L pc |= read(absolute) << 8;
PC = pc;
}
auto MOS6502::instructionNoOperation() -> void {
L idle();
}
auto MOS6502::instructionPull(uint8& data) -> void { auto MOS6502::instructionPull(uint8& data) -> void {
idle(); idle();
idle(); idle();
@ -106,11 +147,39 @@ L data = pull();
N = data.bit(7); N = data.bit(7);
} }
auto MOS6502::instructionPullP() -> void {
idle();
idle();
L P = pull();
}
auto MOS6502::instructionPush(uint8& data) -> void { auto MOS6502::instructionPush(uint8& data) -> void {
idle(); idle();
L push(data); L push(data);
} }
auto MOS6502::instructionPushP() -> void {
idle();
L push(P | 0x30);
}
auto MOS6502::instructionReturnInterrupt() -> void {
idle();
idle();
P = pull();
PCL = pull();
L PCH = pull();
}
auto MOS6502::instructionReturnSubroutine() -> void {
idle();
idle();
PCL = pull();
PCH = pull();
L idle();
PC++;
}
auto MOS6502::instructionSet(bool& flag) -> void { auto MOS6502::instructionSet(bool& flag) -> void {
L idle(); L idle();
flag = 1; flag = 1;
@ -160,74 +229,3 @@ auto MOS6502::instructionZeroPageWrite(uint8& data, uint8 index) -> void {
read(zeroPage); read(zeroPage);
L store(zeroPage + index, data); L store(zeroPage + index, data);
} }
//
auto MOS6502::instructionBRK() -> void {
operand();
push(PCH);
push(PCL);
uint16 vector = 0xfffe;
nmi(vector);
push(P | 0x30);
I = 1;
PCL = read(vector++);
L PCH = read(vector++);
}
auto MOS6502::instructionJMPAbsolute() -> void {
uint16 absolute = operand();
L absolute |= operand() << 8;
PC = absolute;
}
auto MOS6502::instructionJMPIndirect() -> void {
uint16 absolute = operand();
absolute |= operand() << 8;
uint16 pc = read(absolute);
absolute.byte(0)++; //MOS6502: $00ff wraps here to $0000; not $0100
L pc |= read(absolute) << 8;
PC = pc;
}
auto MOS6502::instructionJSRAbsolute() -> void {
uint16 absolute = operand();
absolute |= operand() << 8;
idle();
PC--;
push(PCH);
L push(PCL);
PC = absolute;
}
auto MOS6502::instructionNOP() -> void {
L idle();
}
auto MOS6502::instructionPHP() -> void {
idle();
L push(P | 0x30);
}
auto MOS6502::instructionPLP() -> void {
idle();
idle();
L P = pull();
}
auto MOS6502::instructionRTI() -> void {
idle();
idle();
P = pull();
PCL = pull();
L PCH = pull();
}
auto MOS6502::instructionRTS() -> void {
idle();
idle();
PCL = pull();
PCH = pull();
L idle();
PC++;
}

19
higan/processor/mos6502/mos6502.hpp
View File

@ -57,6 +57,8 @@ struct MOS6502 {
auto instructionAbsoluteWrite(uint8& data) -> void; auto instructionAbsoluteWrite(uint8& data) -> void;
auto instructionAbsoluteWrite(uint8& data, uint8 index) -> void; auto instructionAbsoluteWrite(uint8& data, uint8 index) -> void;
auto instructionBranch(bool take) -> void; auto instructionBranch(bool take) -> void;
auto instructionBreak() -> void;
auto instructionCallAbsolute() -> void;
auto instructionClear(bool& flag) -> void; auto instructionClear(bool& flag) -> void;
auto instructionImmediate(fp alu, uint8& data) -> void; auto instructionImmediate(fp alu, uint8& data) -> void;
auto instructionImplied(fp alu, uint8& data) -> void; auto instructionImplied(fp alu, uint8& data) -> void;
@ -64,8 +66,15 @@ struct MOS6502 {
auto instructionIndirectXWrite(uint8& data) -> void; auto instructionIndirectXWrite(uint8& data) -> void;
auto instructionIndirectYRead(fp alu, uint8& data) -> void; auto instructionIndirectYRead(fp alu, uint8& data) -> void;
auto instructionIndirectYWrite(uint8& data) -> void; auto instructionIndirectYWrite(uint8& data) -> void;
auto instructionJumpAbsolute() -> void;
auto instructionJumpIndirect() -> void;
auto instructionNoOperation() -> void;
auto instructionPull(uint8& data) -> void; auto instructionPull(uint8& data) -> void;
auto instructionPullP() -> void;
auto instructionPush(uint8& data) -> void; auto instructionPush(uint8& data) -> void;
auto instructionPushP() -> void;
auto instructionReturnInterrupt() -> void;
auto instructionReturnSubroutine() -> void;
auto instructionSet(bool& flag) -> void; auto instructionSet(bool& flag) -> void;
auto instructionTransfer(uint8& source, uint8& target, bool flag) -> void; auto instructionTransfer(uint8& source, uint8& target, bool flag) -> void;
auto instructionZeroPageModify(fp alu) -> void; auto instructionZeroPageModify(fp alu) -> void;
@ -75,16 +84,6 @@ struct MOS6502 {
auto instructionZeroPageWrite(uint8& data) -> void; auto instructionZeroPageWrite(uint8& data) -> void;
auto instructionZeroPageWrite(uint8& data, uint8 index) -> void; auto instructionZeroPageWrite(uint8& data, uint8 index) -> void;
auto instructionBRK() -> void;
auto instructionJMPAbsolute() -> void;
auto instructionJMPIndirect() -> void;
auto instructionJSRAbsolute() -> void;
auto instructionNOP() -> void;
auto instructionPHP() -> void;
auto instructionPLP() -> void;
auto instructionRTI() -> void;
auto instructionRTS() -> void;
//serialization.cpp //serialization.cpp
auto serialize(serializer&) -> void; auto serialize(serializer&) -> void;

62
higan/processor/wdc65816/instruction.hpp
View File

@ -10,7 +10,7 @@
opA(0x08, Push8, P) opA(0x08, Push8, P)
opM(0x09, ImmediateRead, m(ORA)) opM(0x09, ImmediateRead, m(ORA))
opM(0x0a, ImpliedModify, m(ASL), A) opM(0x0a, ImpliedModify, m(ASL), A)
opA(0x0b, PHD) opA(0x0b, PushD)
opM(0x0c, BankModify, m(TSB)) opM(0x0c, BankModify, m(TSB))
opM(0x0d, BankRead, m(ORA)) opM(0x0d, BankRead, m(ORA))
opM(0x0e, BankModify, m(ASL)) opM(0x0e, BankModify, m(ASL))
@ -26,23 +26,23 @@
opA(0x18, ClearFlag, CF) opA(0x18, ClearFlag, CF)
opM(0x19, BankRead, m(ORA), Y) opM(0x19, BankRead, m(ORA), Y)
opM(0x1a, ImpliedModify, m(INC), A) opM(0x1a, ImpliedModify, m(INC), A)
opA(0x1b, TCS) opA(0x1b, TransferCS)
opM(0x1c, BankModify, m(TRB)) opM(0x1c, BankModify, m(TRB))
opM(0x1d, BankRead, m(ORA), X) opM(0x1d, BankRead, m(ORA), X)
opM(0x1e, BankIndexedModify, m(ASL)) opM(0x1e, BankIndexedModify, m(ASL))
opM(0x1f, LongRead, m(ORA), X) opM(0x1f, LongRead, m(ORA), X)
opA(0x20, JSRShort) opA(0x20, CallShort)
opM(0x21, IndexedIndirectRead, m(AND)) opM(0x21, IndexedIndirectRead, m(AND))
opA(0x22, JSRLong) opA(0x22, CallLong)
opM(0x23, StackRead, m(AND)) opM(0x23, StackRead, m(AND))
opM(0x24, DirectRead, m(BIT)) opM(0x24, DirectRead, m(BIT))
opM(0x25, DirectRead, m(AND)) opM(0x25, DirectRead, m(AND))
opM(0x26, DirectModify, m(ROL)) opM(0x26, DirectModify, m(ROL))
opM(0x27, IndirectLongRead, m(AND)) opM(0x27, IndirectLongRead, m(AND))
opA(0x28, PLP) opA(0x28, PullP)
opM(0x29, ImmediateRead, m(AND)) opM(0x29, ImmediateRead, m(AND))
opM(0x2a, ImpliedModify, m(ROL), A) opM(0x2a, ImpliedModify, m(ROL), A)
opA(0x2b, PLD) opA(0x2b, PullD)
opM(0x2c, BankRead, m(BIT)) opM(0x2c, BankRead, m(BIT))
opM(0x2d, BankRead, m(AND)) opM(0x2d, BankRead, m(AND))
opM(0x2e, BankModify, m(ROL)) opM(0x2e, BankModify, m(ROL))
@ -63,9 +63,9 @@
opM(0x3d, BankRead, m(AND), X) opM(0x3d, BankRead, m(AND), X)
opM(0x3e, BankIndexedModify, m(ROL)) opM(0x3e, BankIndexedModify, m(ROL))
opM(0x3f, LongRead, m(AND), X) opM(0x3f, LongRead, m(AND), X)
opA(0x40, RTI) opA(0x40, ReturnInterrupt)
opM(0x41, IndexedIndirectRead, m(EOR)) opM(0x41, IndexedIndirectRead, m(EOR))
opA(0x42, WDM) opA(0x42, Prefix)
opM(0x43, StackRead, m(EOR)) opM(0x43, StackRead, m(EOR))
opX(0x44, BlockMove, -1) opX(0x44, BlockMove, -1)
opM(0x45, DirectRead, m(EOR)) opM(0x45, DirectRead, m(EOR))
@ -75,7 +75,7 @@
opM(0x49, ImmediateRead, m(EOR)) opM(0x49, ImmediateRead, m(EOR))
opM(0x4a, ImpliedModify, m(LSR), A) opM(0x4a, ImpliedModify, m(LSR), A)
opA(0x4b, Push8, db(PC)) opA(0x4b, Push8, db(PC))
opA(0x4c, JMPShort) opA(0x4c, JumpShort)
opM(0x4d, BankRead, m(EOR)) opM(0x4d, BankRead, m(EOR))
opM(0x4e, BankModify, m(LSR)) opM(0x4e, BankModify, m(LSR))
opM(0x4f, LongRead, m(EOR)) opM(0x4f, LongRead, m(EOR))
@ -91,13 +91,13 @@
opM(0x59, BankRead, m(EOR), Y) opM(0x59, BankRead, m(EOR), Y)
opX(0x5a, Push, Y) opX(0x5a, Push, Y)
opA(0x5b, Transfer16, A, D) opA(0x5b, Transfer16, A, D)
opA(0x5c, JMPLong) opA(0x5c, JumpLong)
opM(0x5d, BankRead, m(EOR), X) opM(0x5d, BankRead, m(EOR), X)
opM(0x5e, BankIndexedModify, m(LSR)) opM(0x5e, BankIndexedModify, m(LSR))
opM(0x5f, LongRead, m(EOR), X) opM(0x5f, LongRead, m(EOR), X)
opA(0x60, RTS) opA(0x60, ReturnShort)
opM(0x61, IndexedIndirectRead, m(ADC)) opM(0x61, IndexedIndirectRead, m(ADC))
opA(0x62, PER) opA(0x62, PushEffectiveRelativeAddress)
opM(0x63, StackRead, m(ADC)) opM(0x63, StackRead, m(ADC))
opM(0x64, DirectWrite, Z) opM(0x64, DirectWrite, Z)
opM(0x65, DirectRead, m(ADC)) opM(0x65, DirectRead, m(ADC))
@ -106,8 +106,8 @@
opM(0x68, Pull, A) opM(0x68, Pull, A)
opM(0x69, ImmediateRead, m(ADC)) opM(0x69, ImmediateRead, m(ADC))
opM(0x6a, ImpliedModify, m(ROR), A) opM(0x6a, ImpliedModify, m(ROR), A)
opA(0x6b, RTL) opA(0x6b, ReturnLong)
opA(0x6c, JMPIndirect) opA(0x6c, JumpIndirect)
opM(0x6d, BankRead, m(ADC)) opM(0x6d, BankRead, m(ADC))
opM(0x6e, BankModify, m(ROR)) opM(0x6e, BankModify, m(ROR))
opM(0x6f, LongRead, m(ADC)) opM(0x6f, LongRead, m(ADC))
@ -123,20 +123,20 @@
opM(0x79, BankRead, m(ADC), Y) opM(0x79, BankRead, m(ADC), Y)
opX(0x7a, Pull, Y) opX(0x7a, Pull, Y)
opA(0x7b, Transfer16, D, A) opA(0x7b, Transfer16, D, A)
opA(0x7c, JMPIndexedIndirect) opA(0x7c, JumpIndexedIndirect)
opM(0x7d, BankRead, m(ADC), X) opM(0x7d, BankRead, m(ADC), X)
opM(0x7e, BankIndexedModify, m(ROR)) opM(0x7e, BankIndexedModify, m(ROR))
opM(0x7f, LongRead, m(ADC), X) opM(0x7f, LongRead, m(ADC), X)
opA(0x80, Branch) opA(0x80, Branch)
opM(0x81, IndexedIndirectWrite) opM(0x81, IndexedIndirectWrite)
opA(0x82, BRL) opA(0x82, BranchLong)
opM(0x83, StackWrite) opM(0x83, StackWrite)
opX(0x84, DirectWrite, Y) opX(0x84, DirectWrite, Y)
opM(0x85, DirectWrite, A) opM(0x85, DirectWrite, A)
opX(0x86, DirectWrite, X) opX(0x86, DirectWrite, X)
opM(0x87, IndirectLongWrite) opM(0x87, IndirectLongWrite)
opX(0x88, ImpliedModify, x(DEC), Y) opX(0x88, ImpliedModify, x(DEC), Y)
opM(0x89, BITImmediate) opM(0x89, BitImmediate)
opM(0x8a, Transfer, X, A) opM(0x8a, Transfer, X, A)
opA(0x8b, Push8, B) opA(0x8b, Push8, B)
opX(0x8c, BankWrite, Y) opX(0x8c, BankWrite, Y)
@ -153,7 +153,7 @@
opM(0x97, IndirectLongWrite, Y) opM(0x97, IndirectLongWrite, Y)
opM(0x98, Transfer, Y, A) opM(0x98, Transfer, Y, A)
opM(0x99, BankWrite, A, Y) opM(0x99, BankWrite, A, Y)
opA(0x9a, TXS) opA(0x9a, TransferXS)
opX(0x9b, Transfer, X, Y) opX(0x9b, Transfer, X, Y)
opM(0x9c, BankWrite, Z) opM(0x9c, BankWrite, Z)
opM(0x9d, BankWrite, A, X) opM(0x9d, BankWrite, A, X)
@ -170,7 +170,7 @@
opX(0xa8, Transfer, A, Y) opX(0xa8, Transfer, A, Y)
opM(0xa9, ImmediateRead, m(LDA)) opM(0xa9, ImmediateRead, m(LDA))
opX(0xaa, Transfer, A, X) opX(0xaa, Transfer, A, X)
opA(0xab, PLB) opA(0xab, PullB)
opX(0xac, BankRead, x(LDY)) opX(0xac, BankRead, x(LDY))
opM(0xad, BankRead, m(LDA)) opM(0xad, BankRead, m(LDA))
opX(0xae, BankRead, x(LDX)) opX(0xae, BankRead, x(LDX))
@ -185,7 +185,7 @@
opM(0xb7, IndirectLongRead, m(LDA), Y) opM(0xb7, IndirectLongRead, m(LDA), Y)
opA(0xb8, ClearFlag, VF) opA(0xb8, ClearFlag, VF)
opM(0xb9, BankRead, m(LDA), Y) opM(0xb9, BankRead, m(LDA), Y)
opX(0xba, TSX) opX(0xba, TransferSX)
opX(0xbb, Transfer, Y, X) opX(0xbb, Transfer, Y, X)
opX(0xbc, BankRead, x(LDY), X) opX(0xbc, BankRead, x(LDY), X)
opM(0xbd, BankRead, m(LDA), X) opM(0xbd, BankRead, m(LDA), X)
@ -193,7 +193,7 @@
opM(0xbf, LongRead, m(LDA), X) opM(0xbf, LongRead, m(LDA), X)
opX(0xc0, ImmediateRead, x(CPY)) opX(0xc0, ImmediateRead, x(CPY))
opM(0xc1, IndexedIndirectRead, m(CMP)) opM(0xc1, IndexedIndirectRead, m(CMP))
opA(0xc2, REP) opA(0xc2, ResetP)
opM(0xc3, StackRead, m(CMP)) opM(0xc3, StackRead, m(CMP))
opX(0xc4, DirectRead, x(CPY)) opX(0xc4, DirectRead, x(CPY))
opM(0xc5, DirectRead, m(CMP)) opM(0xc5, DirectRead, m(CMP))
@ -202,7 +202,7 @@
opX(0xc8, ImpliedModify, x(INC), Y) opX(0xc8, ImpliedModify, x(INC), Y)
opM(0xc9, ImmediateRead, m(CMP)) opM(0xc9, ImmediateRead, m(CMP))
opX(0xca, ImpliedModify, x(DEC), X) opX(0xca, ImpliedModify, x(DEC), X)
opA(0xcb, WAI) opA(0xcb, Wait)
opX(0xcc, BankRead, x(CPY)) opX(0xcc, BankRead, x(CPY))
opM(0xcd, BankRead, m(CMP)) opM(0xcd, BankRead, m(CMP))
opM(0xce, BankModify, m(DEC)) opM(0xce, BankModify, m(DEC))
@ -211,21 +211,21 @@
opM(0xd1, IndirectIndexedRead, m(CMP)) opM(0xd1, IndirectIndexedRead, m(CMP))
opM(0xd2, IndirectRead, m(CMP)) opM(0xd2, IndirectRead, m(CMP))
opM(0xd3, IndirectStackRead, m(CMP)) opM(0xd3, IndirectStackRead, m(CMP))
opA(0xd4, PEI) opA(0xd4, PushEffectiveIndirectAddress)
opM(0xd5, DirectRead, m(CMP), X) opM(0xd5, DirectRead, m(CMP), X)
opM(0xd6, DirectIndexedModify, m(DEC)) opM(0xd6, DirectIndexedModify, m(DEC))
opM(0xd7, IndirectLongRead, m(CMP), Y) opM(0xd7, IndirectLongRead, m(CMP), Y)
opA(0xd8, ClearFlag, DF) opA(0xd8, ClearFlag, DF)
opM(0xd9, BankRead, m(CMP), Y) opM(0xd9, BankRead, m(CMP), Y)
opX(0xda, Push, X) opX(0xda, Push, X)
opA(0xdb, STP) opA(0xdb, Stop)
opA(0xdc, JMPIndirectLong) opA(0xdc, JumpIndirectLong)
opM(0xdd, BankRead, m(CMP), X) opM(0xdd, BankRead, m(CMP), X)
opM(0xde, BankIndexedModify, m(DEC)) opM(0xde, BankIndexedModify, m(DEC))
opM(0xdf, LongRead, m(CMP), X) opM(0xdf, LongRead, m(CMP), X)
opX(0xe0, ImmediateRead, x(CPX)) opX(0xe0, ImmediateRead, x(CPX))
opM(0xe1, IndexedIndirectRead, m(SBC)) opM(0xe1, IndexedIndirectRead, m(SBC))
opA(0xe2, SEP) opA(0xe2, SetP)
opM(0xe3, StackRead, m(SBC)) opM(0xe3, StackRead, m(SBC))
opX(0xe4, DirectRead, x(CPX)) opX(0xe4, DirectRead, x(CPX))
opM(0xe5, DirectRead, m(SBC)) opM(0xe5, DirectRead, m(SBC))
@ -233,8 +233,8 @@
opM(0xe7, IndirectLongRead, m(SBC)) opM(0xe7, IndirectLongRead, m(SBC))
opX(0xe8, ImpliedModify, x(INC), X) opX(0xe8, ImpliedModify, x(INC), X)
opM(0xe9, ImmediateRead, m(SBC)) opM(0xe9, ImmediateRead, m(SBC))
opA(0xea, NOP) opA(0xea, NoOperation)
opA(0xeb, XBA) opA(0xeb, ExchangeBA)
opX(0xec, BankRead, x(CPX)) opX(0xec, BankRead, x(CPX))
opM(0xed, BankRead, m(SBC)) opM(0xed, BankRead, m(SBC))
opM(0xee, BankModify, m(INC)) opM(0xee, BankModify, m(INC))
@ -243,15 +243,15 @@
opM(0xf1, IndirectIndexedRead, m(SBC)) opM(0xf1, IndirectIndexedRead, m(SBC))
opM(0xf2, IndirectRead, m(SBC)) opM(0xf2, IndirectRead, m(SBC))
opM(0xf3, IndirectStackRead, m(SBC)) opM(0xf3, IndirectStackRead, m(SBC))
opA(0xf4, PEA) opA(0xf4, PushEffectiveAddress)
opM(0xf5, DirectRead, m(SBC), X) opM(0xf5, DirectRead, m(SBC), X)
opM(0xf6, DirectIndexedModify, m(INC)) opM(0xf6, DirectIndexedModify, m(INC))
opM(0xf7, IndirectLongRead, m(SBC), Y) opM(0xf7, IndirectLongRead, m(SBC), Y)
opA(0xf8, SetFlag, DF) opA(0xf8, SetFlag, DF)
opM(0xf9, BankRead, m(SBC), Y) opM(0xf9, BankRead, m(SBC), Y)
opX(0xfa, Pull, X) opX(0xfa, Pull, X)
opA(0xfb, XCE) opA(0xfb, ExchangeCE)
opA(0xfc, JSRIndexedIndirect) opA(0xfc, CallIndexedIndirect)
opM(0xfd, BankRead, m(SBC), X) opM(0xfd, BankRead, m(SBC), X)
opM(0xfe, BankIndexedModify, m(INC)) opM(0xfe, BankIndexedModify, m(INC))
opM(0xff, LongRead, m(SBC), X) opM(0xff, LongRead, m(SBC), X)

42
higan/processor/wdc65816/instructions-misc.cpp → higan/processor/wdc65816/instructions-other.cpp
View File

@ -1,23 +1,23 @@
auto WDC65816::instructionBITImmediate8() -> void { auto WDC65816::instructionBitImmediate8() -> void {
L uint8 immediate = fetch(); L uint8 immediate = fetch();
ZF = (immediate & lo(A)) == 0; ZF = (immediate & lo(A)) == 0;
} }
auto WDC65816::instructionBITImmediate16() -> void { auto WDC65816::instructionBitImmediate16() -> void {
uint16 immediate = fetch(); uint16 immediate = fetch();
L immediate |= fetch() << 8; L immediate |= fetch() << 8;
ZF = (immediate & A) == 0; ZF = (immediate & A) == 0;
} }
auto WDC65816::instructionNOP() -> void { auto WDC65816::instructionNoOperation() -> void {
L idleIRQ(); L idleIRQ();
} }
auto WDC65816::instructionWDM() -> void { auto WDC65816::instructionPrefix() -> void {
L fetch(); L fetch();
} }
auto WDC65816::instructionXBA() -> void { auto WDC65816::instructionExchangeBA() -> void {
idle(); idle();
L idle(); L idle();
A = A >> 8 | A << 8; A = A >> 8 | A << 8;
@ -64,14 +64,14 @@ L hi(PC) = read(vector++);
db(PC) = 0x00; db(PC) = 0x00;
} }
auto WDC65816::instructionSTP() -> void { auto WDC65816::instructionStop() -> void {
r.stp = true; r.stp = true;
while(r.stp && !synchronizing()) { while(r.stp && !synchronizing()) {
L idle(); L idle();
} }
} }
auto WDC65816::instructionWAI() -> void { auto WDC65816::instructionWait() -> void {
r.wai = true; r.wai = true;
while(r.wai && !synchronizing()) { while(r.wai && !synchronizing()) {
L idle(); L idle();
@ -79,7 +79,7 @@ L idle();
idle(); idle();
} }
auto WDC65816::instructionXCE() -> void { auto WDC65816::instructionExchangeCE() -> void {
L idleIRQ(); L idleIRQ();
swap(CF, EF); swap(CF, EF);
if(EF) { if(EF) {
@ -101,7 +101,7 @@ L idleIRQ();
flag = 0; flag = 0;
} }
auto WDC65816::instructionREP() -> void { auto WDC65816::instructionResetP() -> void {
auto data = fetch(); auto data = fetch();
L idle(); L idle();
P = P & ~data; P = P & ~data;
@ -109,7 +109,7 @@ E XF = 1, MF = 1;
if(XF) hi(X) = 0x00, hi(Y) = 0x00; if(XF) hi(X) = 0x00, hi(Y) = 0x00;
} }
auto WDC65816::instructionSEP() -> void { auto WDC65816::instructionSetP() -> void {
auto data = fetch(); auto data = fetch();
L idle(); L idle();
P = P | data; P = P | data;
@ -131,27 +131,27 @@ L idleIRQ();
NF = to & 0x8000; NF = to & 0x8000;
} }
auto WDC65816::instructionTCS() -> void { auto WDC65816::instructionTransferCS() -> void {
L idleIRQ(); L idleIRQ();
S = A; S = A;
E hi(S) = 0x01; E hi(S) = 0x01;
} }
auto WDC65816::instructionTSX8() -> void { auto WDC65816::instructionTransferSX8() -> void {
L idleIRQ(); L idleIRQ();
lo(X) = lo(S); lo(X) = lo(S);
ZF = lo(X) == 0; ZF = lo(X) == 0;
NF = X & 0x80; NF = X & 0x80;
} }
auto WDC65816::instructionTSX16() -> void { auto WDC65816::instructionTransferSX16() -> void {
L idleIRQ(); L idleIRQ();
X = S; X = S;
ZF = X == 0; ZF = X == 0;
NF = X & 0x8000; NF = X & 0x8000;
} }
auto WDC65816::instructionTXS() -> void { auto WDC65816::instructionTransferXS() -> void {
L idleIRQ(); L idleIRQ();
E lo(S) = lo(X); E lo(S) = lo(X);
N S = X; N S = X;
@ -168,7 +168,7 @@ auto WDC65816::instructionPush16(uint16 data) -> void {
L push(lo(data)); L push(lo(data));
} }
auto WDC65816::instructionPHD() -> void { auto WDC65816::instructionPushD() -> void {
idle(); idle();
pushN(hi(D)); pushN(hi(D));
L pushN(lo(D)); L pushN(lo(D));
@ -192,7 +192,7 @@ L hi(data) = pull();
NF = data & 0x8000; NF = data & 0x8000;
} }
auto WDC65816::instructionPLD() -> void { auto WDC65816::instructionPullD() -> void {
idle(); idle();
idle(); idle();
lo(D) = pullN(); lo(D) = pullN();
@ -202,7 +202,7 @@ L hi(D) = pullN();
E hi(S) = 0x01; E hi(S) = 0x01;
} }
auto WDC65816::instructionPLB() -> void { auto WDC65816::instructionPullB() -> void {
idle(); idle();
idle(); idle();
L B = pull(); L B = pull();
@ -210,7 +210,7 @@ L B = pull();
NF = B & 0x80; NF = B & 0x80;
} }
auto WDC65816::instructionPLP() -> void { auto WDC65816::instructionPullP() -> void {
idle(); idle();
idle(); idle();
L P = pull(); L P = pull();
@ -218,7 +218,7 @@ E XF = 1, MF = 1;
if(XF) hi(X) = 0x00, hi(Y) = 0x00; if(XF) hi(X) = 0x00, hi(Y) = 0x00;
} }
auto WDC65816::instructionPEA() -> void { auto WDC65816::instructionPushEffectiveAddress() -> void {
uint16 data = fetch(); uint16 data = fetch();
hi(data) = fetch(); hi(data) = fetch();
pushN(hi(data)); pushN(hi(data));
@ -226,7 +226,7 @@ L pushN(lo(data));
E hi(S) = 0x01; E hi(S) = 0x01;
} }
auto WDC65816::instructionPEI() -> void { auto WDC65816::instructionPushEffectiveIndirectAddress() -> void {
auto direct = fetch(); auto direct = fetch();
idle2(); idle2();
uint16 data = readDirectN(direct + 0); uint16 data = readDirectN(direct + 0);
@ -236,7 +236,7 @@ L pushN(lo(data));
E hi(S) = 0x01; E hi(S) = 0x01;
} }
auto WDC65816::instructionPER() -> void { auto WDC65816::instructionPushEffectiveRelativeAddress() -> void {
uint16 displacement = fetch(); uint16 displacement = fetch();
hi(displacement) = fetch(); hi(displacement) = fetch();
idle(); idle();

24
higan/processor/wdc65816/instructions-pc.cpp
View File

@ -10,27 +10,27 @@ L idle();
} }
} }
auto WDC65816::instructionBRL() -> void { auto WDC65816::instructionBranchLong() -> void {
uint16 displacement = fetch(); uint16 displacement = fetch();
hi(displacement) = fetch(); hi(displacement) = fetch();
L idle(); L idle();
aa(PC) = PC + (int16)displacement; aa(PC) = PC + (int16)displacement;
} }
auto WDC65816::instructionJMPShort() -> void { auto WDC65816::instructionJumpShort() -> void {
uint16 data = fetch(); uint16 data = fetch();
L hi(data) = fetch(); L hi(data) = fetch();
aa(PC) = data; aa(PC) = data;
} }
auto WDC65816::instructionJMPLong() -> void { auto WDC65816::instructionJumpLong() -> void {
uint24 data = fetch(); uint24 data = fetch();
hi(data) = fetch(); hi(data) = fetch();
L db(data) = fetch(); L db(data) = fetch();
PC = data; PC = data;
} }
auto WDC65816::instructionJMPIndirect() -> void { auto WDC65816::instructionJumpIndirect() -> void {
uint16 absolute = fetch(); uint16 absolute = fetch();
hi(absolute) = fetch(); hi(absolute) = fetch();
uint16 data = read(uint16(absolute + 0)); uint16 data = read(uint16(absolute + 0));
@ -38,7 +38,7 @@ L hi(data) = read(uint16(absolute + 1));
aa(PC) = data; aa(PC) = data;
} }
auto WDC65816::instructionJMPIndexedIndirect() -> void { auto WDC65816::instructionJumpIndexedIndirect() -> void {
uint16 absolute = fetch(); uint16 absolute = fetch();
hi(absolute) = fetch(); hi(absolute) = fetch();
idle(); idle();
@ -47,7 +47,7 @@ L hi(data) = read(db(PC) << 16 | uint16(absolute + X + 1));
aa(PC) = data; aa(PC) = data;
} }
auto WDC65816::instructionJMPIndirectLong() -> void { auto WDC65816::instructionJumpIndirectLong() -> void {
uint16 absolute = fetch(); uint16 absolute = fetch();
hi(absolute) = fetch(); hi(absolute) = fetch();
uint24 data = read(uint16(absolute + 0)); uint24 data = read(uint16(absolute + 0));
@ -56,7 +56,7 @@ L db(data) = read(uint16(absolute + 2));
PC = data; PC = data;
} }
auto WDC65816::instructionJSRShort() -> void { auto WDC65816::instructionCallShort() -> void {
uint16 data = fetch(); uint16 data = fetch();
hi(data) = fetch(); hi(data) = fetch();
idle(); idle();
@ -66,7 +66,7 @@ L push(lo(PC));
aa(PC) = data; aa(PC) = data;
} }
auto WDC65816::instructionJSRLong() -> void { auto WDC65816::instructionCallLong() -> void {
uint24 data = fetch(); uint24 data = fetch();
hi(data) = fetch(); hi(data) = fetch();
pushN(db(PC)); pushN(db(PC));
@ -79,7 +79,7 @@ L pushN(lo(PC));
E hi(S) = 0x01; E hi(S) = 0x01;
} }
auto WDC65816::instructionJSRIndexedIndirect() -> void { auto WDC65816::instructionCallIndexedIndirect() -> void {
uint16 absolute = fetch(); uint16 absolute = fetch();
pushN(hi(PC)); pushN(hi(PC));
pushN(lo(PC)); pushN(lo(PC));
@ -91,7 +91,7 @@ L hi(data) = read(db(PC) << 16 | uint16(absolute + X + 1));
E hi(S) = 0x01; E hi(S) = 0x01;
} }
auto WDC65816::instructionRTI() -> void { auto WDC65816::instructionReturnInterrupt() -> void {
idle(); idle();
idle(); idle();
P = pull(); P = pull();
@ -106,7 +106,7 @@ E XF = 1, MF = 1;
} }
} }
auto WDC65816::instructionRTS() -> void { auto WDC65816::instructionReturnShort() -> void {
idle(); idle();
idle(); idle();
uint16 data = pull(); uint16 data = pull();
@ -116,7 +116,7 @@ L idle();
aa(PC)++; aa(PC)++;
} }
auto WDC65816::instructionRTL() -> void { auto WDC65816::instructionReturnLong() -> void {
idle(); idle();
idle(); idle();
uint24 data = pullN(); uint24 data = pullN();

8
higan/processor/wdc65816/wdc65816.cpp
View File

@ -40,7 +40,7 @@ namespace Processor {
#include "instructions-write.cpp" #include "instructions-write.cpp"
#include "instructions-modify.cpp" #include "instructions-modify.cpp"
#include "instructions-pc.cpp" #include "instructions-pc.cpp"
#include "instructions-misc.cpp" #include "instructions-other.cpp"
#include "instruction.cpp" #include "instruction.cpp"
auto WDC65816::power() -> void { auto WDC65816::power() -> void {
@ -54,9 +54,9 @@ auto WDC65816::power() -> void {
P = 0x34; P = 0x34;
EF = 1; EF = 1;
r.mdr = 0x00; r.mdr = 0x00;
r.wai = false; r.wai = false;
r.stp = false; r.stp = false;
r.vector = 0xfffc; //reset vector address r.vector = 0xfffc; //reset vector address
} }

66
higan/processor/wdc65816/wdc65816.hpp
View File

@ -147,52 +147,52 @@ struct WDC65816 {
//instructions-pc.cpp //instructions-pc.cpp
auto instructionBranch(bool = 1) -> void; auto instructionBranch(bool = 1) -> void;
auto instructionBRL() -> void; auto instructionBranchLong() -> void;
auto instructionJMPShort() -> void; auto instructionJumpShort() -> void;
auto instructionJMPLong() -> void; auto instructionJumpLong() -> void;
auto instructionJMPIndirect() -> void; auto instructionJumpIndirect() -> void;
auto instructionJMPIndexedIndirect() -> void; auto instructionJumpIndexedIndirect() -> void;
auto instructionJMPIndirectLong() -> void; auto instructionJumpIndirectLong() -> void;
auto instructionJSRShort() -> void; auto instructionCallShort() -> void;
auto instructionJSRLong() -> void; auto instructionCallLong() -> void;
auto instructionJSRIndexedIndirect() -> void; auto instructionCallIndexedIndirect() -> void;
auto instructionRTI() -> void; auto instructionReturnInterrupt() -> void;
auto instructionRTS() -> void; auto instructionReturnShort() -> void;
auto instructionRTL() -> void; auto instructionReturnLong() -> void;
//instructions-misc.cpp //instructions-misc.cpp
auto instructionBITImmediate8() -> void; auto instructionBitImmediate8() -> void;
auto instructionBITImmediate16() -> void; auto instructionBitImmediate16() -> void;
auto instructionNOP() -> void; auto instructionNoOperation() -> void;
auto instructionWDM() -> void; auto instructionPrefix() -> void;
auto instructionXBA() -> void; auto instructionExchangeBA() -> void;
auto instructionBlockMove8(int) -> void; auto instructionBlockMove8(int) -> void;
auto instructionBlockMove16(int) -> void; auto instructionBlockMove16(int) -> void;
auto instructionInterrupt(uint16) -> void; auto instructionInterrupt(uint16) -> void;
auto instructionSTP() -> void; auto instructionStop() -> void;
auto instructionWAI() -> void; auto instructionWait() -> void;
auto instructionXCE() -> void; auto instructionExchangeCE() -> void;
auto instructionSetFlag(bool&) -> void; auto instructionSetFlag(bool&) -> void;
auto instructionClearFlag(bool&) -> void; auto instructionClearFlag(bool&) -> void;
auto instructionREP() -> void; auto instructionResetP() -> void;
auto instructionSEP() -> void; auto instructionSetP() -> void;
auto instructionTransfer8(uint16&, uint16&) -> void; auto instructionTransfer8(uint16&, uint16&) -> void;
auto instructionTransfer16(uint16&, uint16&) -> void; auto instructionTransfer16(uint16&, uint16&) -> void;
auto instructionTCS() -> void; auto instructionTransferCS() -> void;
auto instructionTSX8() -> void; auto instructionTransferSX8() -> void;
auto instructionTSX16() -> void; auto instructionTransferSX16() -> void;
auto instructionTXS() -> void; auto instructionTransferXS() -> void;
auto instructionPush8(uint8) -> void; auto instructionPush8(uint8) -> void;
auto instructionPush16(uint16) -> void; auto instructionPush16(uint16) -> void;
auto instructionPHD() -> void; auto instructionPushD() -> void;
auto instructionPull8(uint16&) -> void; auto instructionPull8(uint16&) -> void;
auto instructionPull16(uint16&) -> void; auto instructionPull16(uint16&) -> void;
auto instructionPLD() -> void; auto instructionPullD() -> void;
auto instructionPLB() -> void; auto instructionPullB() -> void;
auto instructionPLP() -> void; auto instructionPullP() -> void;
auto instructionPEA() -> void; auto instructionPushEffectiveAddress() -> void;
auto instructionPEI() -> void; auto instructionPushEffectiveIndirectAddress() -> void;
auto instructionPER() -> void; auto instructionPushEffectiveRelativeAddress() -> void;
//instruction.cpp //instruction.cpp
auto instruction() -> void; auto instruction() -> void;

4
higan/sfc/coprocessor/sa1/sa1.cpp
View File

@ -14,8 +14,8 @@ auto SA1::Enter() -> void {
} }
auto SA1::main() -> void { auto SA1::main() -> void {
if(r.wai) return instructionWAI(); if(r.wai) return instructionWait();
if(r.stp) return instructionSTP(); if(r.stp) return instructionStop();
if(mmio.sa1_rdyb || mmio.sa1_resb) { if(mmio.sa1_rdyb || mmio.sa1_resb) {
//SA-1 co-processor is asleep //SA-1 co-processor is asleep

4
higan/sfc/cpu/cpu.cpp
View File

@ -24,8 +24,8 @@ auto CPU::Enter() -> void {
} }
auto CPU::main() -> void { auto CPU::main() -> void {
if(r.wai) return instructionWAI(); if(r.wai) return instructionWait();
if(r.stp) return instructionSTP(); if(r.stp) return instructionStop();
if(status.interruptPending) { if(status.interruptPending) {
status.interruptPending = false; status.interruptPending = false;

2
higan/target-tomoko/presentation/presentation.cpp
View File

@ -171,7 +171,7 @@ Presentation::Presentation() {
Application::Windows::onModalChange([](bool modal) { if(modal && audio) audio->clear(); }); Application::Windows::onModalChange([](bool modal) { if(modal && audio) audio->clear(); });
#endif #endif
#if defined(PLATFORM_MACOSX) #if defined(PLATFORM_MACOS)
about.setVisible(false); about.setVisible(false);
Application::Cocoa::onAbout([&] { about.doActivate(); }); Application::Cocoa::onAbout([&] { about.doActivate(); });
Application::Cocoa::onActivate([&] { setFocused(); }); Application::Cocoa::onActivate([&] { setFocused(); });

2
hiro/GNUmakefile
View File

@ -19,7 +19,7 @@ ifeq ($(platform),windows)
endif endif
endif endif
ifeq ($(platform),macosx) ifeq ($(platform),macos)
ifeq ($(hiro),) ifeq ($(hiro),)
hiro := cocoa hiro := cocoa
endif endif

7
icarus/core/core.cpp
View File

@ -19,6 +19,10 @@ auto Icarus::error() const -> string {
return errorMessage; return errorMessage;
} }
auto Icarus::missing() const -> string_vector {
return missingFiles;
}
auto Icarus::success(string location) -> string { auto Icarus::success(string location) -> string {
errorMessage = ""; errorMessage = "";
return location; return location;
@ -53,6 +57,9 @@ auto Icarus::manifest(string location) -> string {
} }
auto Icarus::import(string location) -> string { auto Icarus::import(string location) -> string {
errorMessage = {};
missingFiles = {};
location.transform("\\", "/").trimRight("/"); location.transform("\\", "/").trimRight("/");
if(!file::exists(location)) return failure("file does not exist"); if(!file::exists(location)) return failure("file does not exist");
if(!file::readable(location)) return failure("file is unreadable"); if(!file::readable(location)) return failure("file is unreadable");

4
icarus/core/core.hpp
View File

@ -27,6 +27,7 @@ struct Icarus {
Icarus(); Icarus();
auto error() const -> string; auto error() const -> string;
auto missing() const -> string_vector;
auto success(string location) -> string; auto success(string location) -> string;
auto failure(string message) -> string; auto failure(string message) -> string;
@ -42,7 +43,7 @@ struct Icarus {
//super-famicom.cpp //super-famicom.cpp
auto superFamicomManifest(string location) -> string; auto superFamicomManifest(string location) -> string;
auto superFamicomManifest(vector<uint8_t>& buffer, string location, string* firmwareMissing = nullptr) -> string; auto superFamicomManifest(vector<uint8_t>& buffer, string location) -> string;
auto superFamicomManifestScan(vector<Markup::Node>& roms, Markup::Node node) -> void; auto superFamicomManifestScan(vector<Markup::Node>& roms, Markup::Node node) -> void;
auto superFamicomImport(vector<uint8_t>& buffer, string location) -> string; auto superFamicomImport(vector<uint8_t>& buffer, string location) -> string;
@ -108,6 +109,7 @@ struct Icarus {
private: private:
string errorMessage; string errorMessage;
string_vector missingFiles;
struct { struct {
Markup::Node famicom; Markup::Node famicom;

13
icarus/core/super-famicom.cpp
View File

@ -10,7 +10,7 @@ auto Icarus::superFamicomManifest(string location) -> string {
return superFamicomManifest(buffer, location); return superFamicomManifest(buffer, location);
} }
auto Icarus::superFamicomManifest(vector<uint8_t>& buffer, string location, string* firmwareMissing) -> string { auto Icarus::superFamicomManifest(vector<uint8_t>& buffer, string location) -> string {
string markup; string markup;
string digest = Hash::SHA256(buffer.data(), buffer.size()).digest(); string digest = Hash::SHA256(buffer.data(), buffer.size()).digest();
@ -27,7 +27,6 @@ auto Icarus::superFamicomManifest(vector<uint8_t>& buffer, string location, stri
bool hasMSU1 = exists({location, "msu1.rom"}); bool hasMSU1 = exists({location, "msu1.rom"});
SuperFamicomCartridge cartridge{buffer.data(), buffer.size(), hasMSU1}; SuperFamicomCartridge cartridge{buffer.data(), buffer.size(), hasMSU1};
if(markup = cartridge.markup) { if(markup = cartridge.markup) {
if(firmwareMissing) *firmwareMissing = cartridge.firmware_missing;
markup.append("\n"); markup.append("\n");
markup.append("information\n"); markup.append("information\n");
markup.append(" region: ", cartridge.region == SuperFamicomCartridge::Region::NTSC ? "NTSC" : "PAL", "\n"); markup.append(" region: ", cartridge.region == SuperFamicomCartridge::Region::NTSC ? "NTSC" : "PAL", "\n");
@ -50,10 +49,8 @@ auto Icarus::superFamicomImport(vector<uint8_t>& buffer, string location) -> str
auto source = Location::path(location); auto source = Location::path(location);
string target{settings["Library/Location"].text(), "Super Famicom/", name, ".sfc/"}; string target{settings["Library/Location"].text(), "Super Famicom/", name, ".sfc/"};
string firmwareMissing; auto markup = superFamicomManifest(buffer, location);
auto markup = superFamicomManifest(buffer, location, &firmwareMissing);
if(!markup) return failure("failed to parse ROM image"); if(!markup) return failure("failed to parse ROM image");
if(firmwareMissing) return failure({"ROM image is missing ", firmwareMissing, " firmware data"});
if(!create(target)) return failure("library path unwritable"); if(!create(target)) return failure("library path unwritable");
if(exists({source, name, ".srm"}) && !exists({target, "save.ram"})) { if(exists({source, name, ".srm"}) && !exists({target, "save.ram"})) {
@ -68,9 +65,13 @@ auto Icarus::superFamicomImport(vector<uint8_t>& buffer, string location) -> str
for(auto rom : roms) { for(auto rom : roms) {
auto name = rom["name"].text(); auto name = rom["name"].text();
auto size = rom["size"].natural(); auto size = rom["size"].natural();
if(size > buffer.size() - offset) return failure("ROM image is missing data"); if(size > buffer.size() - offset) {
missingFiles.append(name);
continue;
}
write({target, name}, buffer.data() + offset, size); write({target, name}, buffer.data() + offset, size);
offset += size; offset += size;
} }
if(missingFiles) return failure({"ROM image is missing data: ", missingFiles.merge("; ")});
return success(target); return success(target);
} }

4
icarus/icarus.cpp
View File

@ -109,13 +109,13 @@ auto nall::main(string_vector args) -> void {
new SettingsDialog; new SettingsDialog;
new ImportDialog; new ImportDialog;
new ErrorDialog; new ErrorDialog;
#if defined(PLATFORM_MACOSX) #if defined(PLATFORM_MACOS)
Application::Cocoa::onAbout([&] { Application::Cocoa::onAbout([&] {
MessageDialog().setTitle("About icarus").setText({ MessageDialog().setTitle("About icarus").setText({
"icarus\n\n" "icarus\n\n"
"Author: byuu\n" "Author: byuu\n"
"License: GPLv3\n" "License: GPLv3\n"
"Website: http://byuu.org/\n" "Website: https://byuu.org/\n"
}).information(); }).information();
}); });
Application::Cocoa::onPreferences([&] { Application::Cocoa::onPreferences([&] {

2
nall/dl.hpp
View File

@ -61,7 +61,7 @@ inline auto library::close() -> void {
dlclose((void*)handle); dlclose((void*)handle);
handle = 0; handle = 0;
} }
#elif defined(PLATFORM_MACOSX) #elif defined(PLATFORM_MACOS)
inline auto library::open(const string& name, const string& path) -> bool { inline auto library::open(const string& name, const string& path) -> bool {
if(handle) close(); if(handle) close();
if(path) handle = (uintptr)dlopen(string(path, "lib", name, ".dylib"), RTLD_LAZY); if(path) handle = (uintptr)dlopen(string(path, "lib", name, ".dylib"), RTLD_LAZY);

8
nall/intrinsics.hpp
View File

@ -5,7 +5,7 @@ namespace nall {
struct Intrinsics { struct Intrinsics {
enum class Compiler : uint { Clang, GCC, VisualCPP, Unknown }; enum class Compiler : uint { Clang, GCC, VisualCPP, Unknown };
enum class Platform : uint { Windows, MacOSX, Linux, BSD, Unknown }; enum class Platform : uint { Windows, MacOS, Linux, BSD, Unknown };
enum class API : uint { Windows, Posix, Unknown }; enum class API : uint { Windows, Posix, Unknown };
enum class Display : uint { Windows, Quartz, Xorg, Unknown }; enum class Display : uint { Windows, Quartz, Xorg, Unknown };
enum class Processor : uint { x86, amd64, ARM, PPC32, PPC64, Unknown }; enum class Processor : uint { x86, amd64, ARM, PPC32, PPC64, Unknown };
@ -72,10 +72,10 @@ namespace nall {
auto Intrinsics::api() -> API { return API::Windows; } auto Intrinsics::api() -> API { return API::Windows; }
auto Intrinsics::display() -> Display { return Display::Windows; } auto Intrinsics::display() -> Display { return Display::Windows; }
#elif defined(__APPLE__) #elif defined(__APPLE__)
#define PLATFORM_MACOSX #define PLATFORM_MACOS
#define API_POSIX #define API_POSIX
#define DISPLAY_QUARTZ #define DISPLAY_QUARTZ
auto Intrinsics::platform() -> Platform { return Platform::MacOSX; } auto Intrinsics::platform() -> Platform { return Platform::MacOS; }
auto Intrinsics::api() -> API { return API::Posix; } auto Intrinsics::api() -> API { return API::Posix; }
auto Intrinsics::display() -> Display { return Display::Quartz; } auto Intrinsics::display() -> Display { return Display::Quartz; }
#elif defined(linux) || defined(__linux__) #elif defined(linux) || defined(__linux__)
@ -104,7 +104,7 @@ namespace nall {
} }
#if defined(PLATFORM_MACOSX) #if defined(PLATFORM_MACOS)
#include <machine/endian.h> #include <machine/endian.h>
#elif defined(PLATFORM_LINUX) #elif defined(PLATFORM_LINUX)
#include <endian.h> #include <endian.h>

6
nall/path.hpp
View File

@ -77,7 +77,7 @@ inline auto config() -> string {
SHGetFolderPathW(nullptr, CSIDL_APPDATA | CSIDL_FLAG_CREATE, nullptr, 0, path); SHGetFolderPathW(nullptr, CSIDL_APPDATA | CSIDL_FLAG_CREATE, nullptr, 0, path);
string result = (const char*)utf8_t(path); string result = (const char*)utf8_t(path);
result.transform("\\", "/"); result.transform("\\", "/");
#elif defined(PLATFORM_MACOSX) #elif defined(PLATFORM_MACOS)
string result = {Path::user(), "Library/Application Support/"}; string result = {Path::user(), "Library/Application Support/"};
#else #else
string result = {Path::user(), ".config/"}; string result = {Path::user(), ".config/"};
@ -95,7 +95,7 @@ inline auto local() -> string {
SHGetFolderPathW(nullptr, CSIDL_LOCAL_APPDATA | CSIDL_FLAG_CREATE, nullptr, 0, path); SHGetFolderPathW(nullptr, CSIDL_LOCAL_APPDATA | CSIDL_FLAG_CREATE, nullptr, 0, path);
string result = (const char*)utf8_t(path); string result = (const char*)utf8_t(path);
result.transform("\\", "/"); result.transform("\\", "/");
#elif defined(PLATFORM_MACOSX) #elif defined(PLATFORM_MACOS)
string result = {Path::user(), "Library/Application Support/"}; string result = {Path::user(), "Library/Application Support/"};
#else #else
string result = {Path::user(), ".local/share/"}; string result = {Path::user(), ".local/share/"};
@ -114,7 +114,7 @@ inline auto shared() -> string {
SHGetFolderPathW(nullptr, CSIDL_COMMON_APPDATA | CSIDL_FLAG_CREATE, nullptr, 0, path); SHGetFolderPathW(nullptr, CSIDL_COMMON_APPDATA | CSIDL_FLAG_CREATE, nullptr, 0, path);
string result = (const char*)utf8_t(path); string result = (const char*)utf8_t(path);
result.transform("\\", "/"); result.transform("\\", "/");
#elif defined(PLATFORM_MACOSX) #elif defined(PLATFORM_MACOS)
string result = "/Library/Application Support/"; string result = "/Library/Application Support/";
#else #else
string result = "/usr/share/"; string result = "/usr/share/";

2
nall/platform.hpp
View File

@ -97,7 +97,7 @@ namespace Math {
#define dllexport #define dllexport
#endif #endif
#if defined(PLATFORM_MACOSX) #if defined(PLATFORM_MACOS)
#define MSG_NOSIGNAL 0 #define MSG_NOSIGNAL 0
#endif #endif

2
nall/run.hpp
View File

@ -24,7 +24,7 @@ struct execute_result_t {
string error; string error;
}; };
#if defined(PLATFORM_MACOSX) || defined(PLATFORM_LINUX) || defined(PLATFORM_BSD) #if defined(PLATFORM_MACOS) || defined(PLATFORM_LINUX) || defined(PLATFORM_BSD)
template<typename... P> inline auto execute(const string& name, P&&... p) -> execute_result_t { template<typename... P> inline auto execute(const string& name, P&&... p) -> execute_result_t {
int fdout[2]; int fdout[2];

4
ruby/GNUmakefile
View File

@ -1,4 +1,4 @@
ifeq ($(platform),macosx) ifeq ($(platform),macos)
rubyflags = $(objcppflags) $(flags) rubyflags = $(objcppflags) $(flags)
else else
rubyflags = $(cppflags) $(flags) rubyflags = $(cppflags) $(flags)
@ -33,7 +33,7 @@ ifeq ($(platform),windows)
rubylink += $(if $(findstring audio.openal,$(ruby)),-lopenal32) rubylink += $(if $(findstring audio.openal,$(ruby)),-lopenal32)
endif endif
ifeq ($(platform),macosx) ifeq ($(platform),macos)
rubylink += $(if $(findstring audio.openal,$(ruby)),-framework OpenAL) rubylink += $(if $(findstring audio.openal,$(ruby)),-framework OpenAL)
endif endif

2
ruby/audio/openal.cpp
View File

@ -1,4 +1,4 @@
#if defined(PLATFORM_MACOSX) #if defined(PLATFORM_MACOS)
#include <OpenAL/al.h> #include <OpenAL/al.h>
#include <OpenAL/alc.h> #include <OpenAL/alc.h>
#else #else