ShuriZma
/
bsnes
mirror of https://github.com/bsnes-emu/bsnes.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity
bsnes/bsnes/gba/cpu/core/thumb.hpp

37 lines
1.2 KiB
C++
Raw Normal View History

Update to v087r05 release. byuu says: Implemented all of the ARMv3 instructions, and the bx rm instruction as well. Already hit THUMB mode right at the start of the BIOS, sigh. Implemented the first THUMB instruction to get that rolling. Also tried to support the S flag to LDM/STM, but not sure how successful I was.
2012-03-21 11:08:16 +00:00
void thumb_step();
Update to v087r06 release. byuu says: I believe I've implemented every THUMB instruction now, although I'm sure there are dozens of bugs in the implementation. It seems that the last jump taken is ending up being off-by-two. It's probably due to not masking/adjusting PC correctly at certain points. I don't know if any other bugs are being hit prior to this or not. I don't implement any I/O registers yet, and the BIOS seems to be poking at a few of them along the way, so ... who knows. I could also be reading the log wrong, but it looks to me like there's some PSR setting the mode flag register to 0, which is supposed to be an undefined behavior mode ... perhaps mrs has no effect on the m/t bits, and it just affects the i/f bits?
2012-03-22 11:47:25 +00:00
bool thumb_condition(uint4 condition);
void thumb_opcode(uint4 opcode, uint4 d, uint4 s);
Update to v087r05 release. byuu says: Implemented all of the ARMv3 instructions, and the bx rm instruction as well. Already hit THUMB mode right at the start of the BIOS, sigh. Implemented the first THUMB instruction to get that rolling. Also tried to support the S flag to LDM/STM, but not sure how successful I was.
2012-03-21 11:08:16 +00:00
Update to v087r06 release. byuu says: I believe I've implemented every THUMB instruction now, although I'm sure there are dozens of bugs in the implementation. It seems that the last jump taken is ending up being off-by-two. It's probably due to not masking/adjusting PC correctly at certain points. I don't know if any other bugs are being hit prior to this or not. I don't implement any I/O registers yet, and the BIOS seems to be poking at a few of them along the way, so ... who knows. I could also be reading the log wrong, but it looks to me like there's some PSR setting the mode flag register to 0, which is supposed to be an undefined behavior mode ... perhaps mrs has no effect on the m/t bits, and it just affects the i/f bits?
2012-03-22 11:47:25 +00:00
uint32 thumb_tst(uint32 modify);
void thumb_cmp(uint32 source, uint32 modify);
uint32 thumb_add(uint32 source, uint32 modify, bool carry = 0);
uint32 thumb_sub(uint32 source, uint32 modify, bool carry = 1);
uint32 thumb_lsl(uint32 source, uint32 modify);
uint32 thumb_lsr(uint32 source, uint32 modify);
uint32 thumb_asr(uint32 source, uint32 modify);
uint32 thumb_ror(uint32 source, uint32 modify);
uint32 thumb_mul(uint32 source, uint32 modify);
void thumb_op_adjust_register();
void thumb_op_adjust_immediate();
void thumb_op_shift_immediate();
Update to v087r05 release. byuu says: Implemented all of the ARMv3 instructions, and the bx rm instruction as well. Already hit THUMB mode right at the start of the BIOS, sigh. Implemented the first THUMB instruction to get that rolling. Also tried to support the S flag to LDM/STM, but not sure how successful I was.
2012-03-21 11:08:16 +00:00
void thumb_op_immediate();
Update to v087r06 release. byuu says: I believe I've implemented every THUMB instruction now, although I'm sure there are dozens of bugs in the implementation. It seems that the last jump taken is ending up being off-by-two. It's probably due to not masking/adjusting PC correctly at certain points. I don't know if any other bugs are being hit prior to this or not. I don't implement any I/O registers yet, and the BIOS seems to be poking at a few of them along the way, so ... who knows. I could also be reading the log wrong, but it looks to me like there's some PSR setting the mode flag register to 0, which is supposed to be an undefined behavior mode ... perhaps mrs has no effect on the m/t bits, and it just affects the i/f bits?
2012-03-22 11:47:25 +00:00
void thumb_op_alu();
void thumb_op_branch_exchange();
void thumb_op_alu_hi();
void thumb_op_load_literal();
void thumb_op_move_register_offset();
void thumb_op_move_word_immediate();
void thumb_op_move_byte_immediate();
void thumb_op_move_half_immediate();
void thumb_op_move_stack();
void thumb_op_add_register_hi();
void thumb_op_adjust_stack();
void thumb_op_stack_multiple();
void thumb_op_move_multiple();
void thumb_op_software_interrupt();
void thumb_op_branch_conditional();
void thumb_op_branch_short();
void thumb_op_branch_long();