mirror of https://github.com/xqemu/xqemu.git
xilinx_axidma: convert to memory API
Signed-off-by: Avi Kivity <avi@redhat.com>
This commit is contained in:
parent
1ce2c9cdfe
commit
f810bc4ab6
|
@ -91,6 +91,7 @@ struct AXIStream {
|
||||||
|
|
||||||
struct XilinxAXIDMA {
|
struct XilinxAXIDMA {
|
||||||
SysBusDevice busdev;
|
SysBusDevice busdev;
|
||||||
|
MemoryRegion iomem;
|
||||||
uint32_t freqhz;
|
uint32_t freqhz;
|
||||||
void *dmach;
|
void *dmach;
|
||||||
|
|
||||||
|
@ -362,7 +363,8 @@ void axidma_push(void *opaque, unsigned char *buf, size_t len, uint32_t *app)
|
||||||
stream_update_irq(s);
|
stream_update_irq(s);
|
||||||
}
|
}
|
||||||
|
|
||||||
static uint32_t axidma_readl(void *opaque, target_phys_addr_t addr)
|
static uint64_t axidma_read(void *opaque, target_phys_addr_t addr,
|
||||||
|
unsigned size)
|
||||||
{
|
{
|
||||||
struct XilinxAXIDMA *d = opaque;
|
struct XilinxAXIDMA *d = opaque;
|
||||||
struct AXIStream *s;
|
struct AXIStream *s;
|
||||||
|
@ -396,8 +398,8 @@ static uint32_t axidma_readl(void *opaque, target_phys_addr_t addr)
|
||||||
|
|
||||||
}
|
}
|
||||||
|
|
||||||
static void
|
static void axidma_write(void *opaque, target_phys_addr_t addr,
|
||||||
axidma_writel(void *opaque, target_phys_addr_t addr, uint32_t value)
|
uint64_t value, unsigned size)
|
||||||
{
|
{
|
||||||
struct XilinxAXIDMA *d = opaque;
|
struct XilinxAXIDMA *d = opaque;
|
||||||
struct AXIStream *s;
|
struct AXIStream *s;
|
||||||
|
@ -449,22 +451,15 @@ axidma_writel(void *opaque, target_phys_addr_t addr, uint32_t value)
|
||||||
stream_update_irq(s);
|
stream_update_irq(s);
|
||||||
}
|
}
|
||||||
|
|
||||||
static CPUReadMemoryFunc * const axidma_read[] = {
|
static const MemoryRegionOps axidma_ops = {
|
||||||
&axidma_readl,
|
.read = axidma_read,
|
||||||
&axidma_readl,
|
.write = axidma_write,
|
||||||
&axidma_readl,
|
.endianness = DEVICE_NATIVE_ENDIAN,
|
||||||
};
|
|
||||||
|
|
||||||
static CPUWriteMemoryFunc * const axidma_write[] = {
|
|
||||||
&axidma_writel,
|
|
||||||
&axidma_writel,
|
|
||||||
&axidma_writel,
|
|
||||||
};
|
};
|
||||||
|
|
||||||
static int xilinx_axidma_init(SysBusDevice *dev)
|
static int xilinx_axidma_init(SysBusDevice *dev)
|
||||||
{
|
{
|
||||||
struct XilinxAXIDMA *s = FROM_SYSBUS(typeof(*s), dev);
|
struct XilinxAXIDMA *s = FROM_SYSBUS(typeof(*s), dev);
|
||||||
int axidma_regs;
|
|
||||||
int i;
|
int i;
|
||||||
|
|
||||||
sysbus_init_irq(dev, &s->streams[1].irq);
|
sysbus_init_irq(dev, &s->streams[1].irq);
|
||||||
|
@ -476,9 +471,9 @@ static int xilinx_axidma_init(SysBusDevice *dev)
|
||||||
|
|
||||||
xlx_dma_connect_dma(s->dmach, s, axidma_push);
|
xlx_dma_connect_dma(s->dmach, s, axidma_push);
|
||||||
|
|
||||||
axidma_regs = cpu_register_io_memory(axidma_read, axidma_write, s,
|
memory_region_init_io(&s->iomem, &axidma_ops, s,
|
||||||
DEVICE_NATIVE_ENDIAN);
|
"axidma", R_MAX * 4 * 2);
|
||||||
sysbus_init_mmio(dev, R_MAX * 4 * 2, axidma_regs);
|
sysbus_init_mmio_region(dev, &s->iomem);
|
||||||
|
|
||||||
for (i = 0; i < 2; i++) {
|
for (i = 0; i < 2; i++) {
|
||||||
stream_reset(&s->streams[i]);
|
stream_reset(&s->streams[i]);
|
||||||
|
|
Loading…
Reference in New Issue