ShuriZma
/
xqemu
mirror of https://github.com/xqemu/xqemu.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity

target-mips: microMIPS32 R6 POOL32A{XF} instructions 

Add new microMIPS32 Release 6 pool32a/pool32axf instructions.

Signed-off-by: Yongbok Kim <yongbok.kim@imgtec.com>
Reviewed-by: Leon Alrae <leon.alrae@imgtec.com>
Reviewed-by: Aurelien Jarno <aurelien@aurel32.net>
Signed-off-by: Leon Alrae <leon.alrae@imgtec.com>
This commit is contained in:
Yongbok Kim 2015-06-25 00:24:22 +01:00 committed by Leon Alrae
parent 65935f070a
commit e033209583
1 changed files with 72 additions and 10 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

82
target-mips/translate.c
View File

@ -13343,6 +13343,10 @@ static void gen_pool32axf (CPUMIPSState *env, DisasContext *ctx, int rt, int rs)
break; break;
case 0x2c: case 0x2c:
switch (minor) { switch (minor) {
case BITSWAP:
check_insn(ctx, ISA_MIPS32R6);
gen_bitswap(ctx, OPC_BITSWAP, rs, rt);
break;
case SEB: case SEB:
gen_bshfl(ctx, OPC_SEB, rs, rt); gen_bshfl(ctx, OPC_SEB, rs, rt);
break; break;
@ -13543,7 +13547,11 @@ static void gen_pool32axf (CPUMIPSState *env, DisasContext *ctx, int rt, int rs)
gen_helper_do_semihosting(cpu_env); gen_helper_do_semihosting(cpu_env);
} else { } else {
check_insn(ctx, ISA_MIPS32); check_insn(ctx, ISA_MIPS32);
generate_exception(ctx, EXCP_DBp); if (ctx->hflags & MIPS_HFLAG_SBRI) {
generate_exception(ctx, EXCP_RI);
} else {
generate_exception(ctx, EXCP_DBp);
}
} }
break; break;
default: default:
@ -13903,6 +13911,14 @@ static void decode_micromips32_opc(CPUMIPSState *env, DisasContext *ctx)
do_shifti: do_shifti:
gen_shift_imm(ctx, mips32_op, rt, rs, rd); gen_shift_imm(ctx, mips32_op, rt, rs, rd);
break; break;
case SELEQZ:
check_insn(ctx, ISA_MIPS32R6);
gen_cond_move(ctx, OPC_SELEQZ, rd, rs, rt);
break;
case SELNEZ:
check_insn(ctx, ISA_MIPS32R6);
gen_cond_move(ctx, OPC_SELNEZ, rd, rs, rt);
break;
default: default:
goto pool32a_invalid; goto pool32a_invalid;
} }
@ -13976,16 +13992,52 @@ static void decode_micromips32_opc(CPUMIPSState *env, DisasContext *ctx)
minor = (ctx->opcode >> 6) & 0xf; minor = (ctx->opcode >> 6) & 0xf;
switch (minor) { switch (minor) {
/* Conditional moves */ /* Conditional moves */
case MOVN: case MOVN: /* MUL */
mips32_op = OPC_MOVN; if (ctx->insn_flags & ISA_MIPS32R6) {
goto do_cmov; /* MUL */
case MOVZ: gen_r6_muldiv(ctx, R6_OPC_MUL, rd, rs, rt);
mips32_op = OPC_MOVZ; } else {
do_cmov: /* MOVN */
gen_cond_move(ctx, mips32_op, rd, rs, rt); gen_cond_move(ctx, OPC_MOVN, rd, rs, rt);
}
break; break;
case LWXS: case MOVZ: /* MUH */
gen_ldxs(ctx, rs, rt, rd); if (ctx->insn_flags & ISA_MIPS32R6) {
/* MUH */
gen_r6_muldiv(ctx, R6_OPC_MUH, rd, rs, rt);
} else {
/* MOVZ */
gen_cond_move(ctx, OPC_MOVZ, rd, rs, rt);
}
break;
case MULU:
check_insn(ctx, ISA_MIPS32R6);
gen_r6_muldiv(ctx, R6_OPC_MULU, rd, rs, rt);
break;
case MUHU:
check_insn(ctx, ISA_MIPS32R6);
gen_r6_muldiv(ctx, R6_OPC_MUHU, rd, rs, rt);
break;
case LWXS: /* DIV */
if (ctx->insn_flags & ISA_MIPS32R6) {
/* DIV */
gen_r6_muldiv(ctx, R6_OPC_DIV, rd, rs, rt);
} else {
/* LWXS */
gen_ldxs(ctx, rs, rt, rd);
}
break;
case MOD:
check_insn(ctx, ISA_MIPS32R6);
gen_r6_muldiv(ctx, R6_OPC_MOD, rd, rs, rt);
break;
case R6_DIVU:
check_insn(ctx, ISA_MIPS32R6);
gen_r6_muldiv(ctx, R6_OPC_DIVU, rd, rs, rt);
break;
case MODU:
check_insn(ctx, ISA_MIPS32R6);
gen_r6_muldiv(ctx, R6_OPC_MODU, rd, rs, rt);
break; break;
default: default:
goto pool32a_invalid; goto pool32a_invalid;
@ -13994,6 +14046,16 @@ static void decode_micromips32_opc(CPUMIPSState *env, DisasContext *ctx)
case INS: case INS:
gen_bitops(ctx, OPC_INS, rt, rs, rr, rd); gen_bitops(ctx, OPC_INS, rt, rs, rr, rd);
return; return;
case LSA:
check_insn(ctx, ISA_MIPS32R6);
gen_lsa(ctx, OPC_LSA, rd, rs, rt,
extract32(ctx->opcode, 9, 2));
break;
case ALIGN:
check_insn(ctx, ISA_MIPS32R6);
gen_align(ctx, OPC_ALIGN, rd, rs, rt,
extract32(ctx->opcode, 9, 2));
break;
case EXT: case EXT:
gen_bitops(ctx, OPC_EXT, rt, rs, rr, rd); gen_bitops(ctx, OPC_EXT, rt, rs, rr, rd);
return; return;