mirror of https://github.com/xqemu/xqemu.git
Implement neg_i32, clean-up.
git-svn-id: svn://svn.savannah.nongnu.org/qemu/trunk@4503 c046a42c-6fe2-441c-8c8c-71466251a162
This commit is contained in:
parent
788abf8e41
commit
650bbb361e
|
@ -1178,7 +1178,6 @@ static inline void tcg_out_qemu_st(TCGContext *s, int cond,
|
|||
#endif
|
||||
}
|
||||
|
||||
extern void exec_loop;
|
||||
static uint8_t *tb_ret_addr;
|
||||
|
||||
static inline void tcg_out_op(TCGContext *s, int opc,
|
||||
|
@ -1312,6 +1311,9 @@ static inline void tcg_out_op(TCGContext *s, int opc,
|
|||
args[0], args[1], args[2], args[3],
|
||||
args[4], args[5], SHIFT_IMM_LSL(0));
|
||||
break;
|
||||
case INDEX_op_neg_i32:
|
||||
tcg_out_dat_imm(s, COND_AL, ARITH_RSB, args[0], args[1], 0);
|
||||
break;
|
||||
case INDEX_op_mul_i32:
|
||||
tcg_out_mul32(s, COND_AL, args[0], args[1], args[2]);
|
||||
break;
|
||||
|
@ -1445,6 +1447,7 @@ static const TCGTargetOpDef arm_op_defs[] = {
|
|||
{ INDEX_op_and_i32, { "r", "r", "r" } },
|
||||
{ INDEX_op_or_i32, { "r", "r", "r" } },
|
||||
{ INDEX_op_xor_i32, { "r", "r", "r" } },
|
||||
{ INDEX_op_neg_i32, { "r", "r" } },
|
||||
|
||||
{ INDEX_op_shl_i32, { "r", "r", "ri" } },
|
||||
{ INDEX_op_shr_i32, { "r", "r", "ri" } },
|
||||
|
|
|
@ -31,6 +31,8 @@
|
|||
#undef TCG_TARGET_HAS_bswap_i32
|
||||
#define TCG_TARGET_HAS_ext8s_i32
|
||||
#define TCG_TARGET_HAS_ext16s_i32
|
||||
#define TCG_TARGET_HAS_neg_i32
|
||||
#undef TCG_TARGET_HAS_neg_i64
|
||||
#undef TCG_TARGET_STACK_GROWSUP
|
||||
|
||||
enum {
|
||||
|
|
Loading…
Reference in New Issue