ShuriZma
/
xqemu
mirror of https://github.com/xqemu/xqemu.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity

target-mips: Change gen_intermediate_code_internal() argument to MIPSCPU 

Also use bool type while at it.

Prepares for moving singlestep_enabled field to CPUState.

Reviewed-by: Richard Henderson <rth@twiddle.net>
Signed-off-by: Andreas Färber <afaerber@suse.de>
This commit is contained in:
Andreas Färber 2013-06-21 22:17:17 +02:00
parent 4a274212f0
commit 6429db34c1
1 changed files with 5 additions and 4 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

9
target-mips/translate.c
View File

@ -15540,9 +15540,10 @@ static void decode_opc (CPUMIPSState *env, DisasContext *ctx, int *is_branch)
} }
static inline void static inline void
gen_intermediate_code_internal (CPUMIPSState *env, TranslationBlock *tb, gen_intermediate_code_internal(MIPSCPU *cpu, TranslationBlock *tb,
int search_pc) bool search_pc)
{ {
CPUMIPSState *env = &cpu->env;
DisasContext ctx; DisasContext ctx;
target_ulong pc_start; target_ulong pc_start;
uint16_t *gen_opc_end; uint16_t *gen_opc_end;
@ -15698,12 +15699,12 @@ done_generating:
void gen_intermediate_code (CPUMIPSState *env, struct TranslationBlock *tb) void gen_intermediate_code (CPUMIPSState *env, struct TranslationBlock *tb)
{ {
gen_intermediate_code_internal(env, tb, 0); gen_intermediate_code_internal(mips_env_get_cpu(env), tb, false);
} }
void gen_intermediate_code_pc (CPUMIPSState *env, struct TranslationBlock *tb) void gen_intermediate_code_pc (CPUMIPSState *env, struct TranslationBlock *tb)
{ {
gen_intermediate_code_internal(env, tb, 1); gen_intermediate_code_internal(mips_env_get_cpu(env), tb, true);
} }
static void fpu_dump_state(CPUMIPSState *env, FILE *f, fprintf_function fpu_fprintf, static void fpu_dump_state(CPUMIPSState *env, FILE *f, fprintf_function fpu_fprintf,