ShuriZma
/
xqemu
mirror of https://github.com/xqemu/xqemu.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity

target-tilegx: Implement prefetch instructions in pipe y2 

Originally, tilegx qemu only implement prefetch instructions in pipe x1,
did not implement them in pipe y2.

Signed-off-by: Chen Gang <gang.chen.5i5j@gmail.com>
Signed-off-by: Richard Henderson <rth@twiddle.net>
This commit is contained in:
Chen Gang 2015-10-20 23:19:02 +08:00 committed by Richard Henderson
parent b803894e2c
commit 2a080ce266
1 changed files with 14 additions and 8 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

22
target-tilegx/translate.c
View File

@ -2105,38 +2105,44 @@ static TileExcp decode_y2(DisasContext *dc, tilegx_bundle_bits bundle)
unsigned srcbdest = get_SrcBDest_Y2(bundle); unsigned srcbdest = get_SrcBDest_Y2(bundle);
const char *mnemonic; const char *mnemonic;
TCGMemOp memop; TCGMemOp memop;
bool prefetch_nofault = false;
switch (OEY2(opc, mode)) { switch (OEY2(opc, mode)) {
case OEY2(LD1S_OPCODE_Y2, MODE_OPCODE_YA2): case OEY2(LD1S_OPCODE_Y2, MODE_OPCODE_YA2):
memop = MO_SB; memop = MO_SB;
mnemonic = "ld1s"; mnemonic = "ld1s"; /* prefetch_l1_fault */
goto do_load; goto do_load;
case OEY2(LD1U_OPCODE_Y2, MODE_OPCODE_YA2): case OEY2(LD1U_OPCODE_Y2, MODE_OPCODE_YA2):
memop = MO_UB; memop = MO_UB;
mnemonic = "ld1u"; mnemonic = "ld1u"; /* prefetch, prefetch_l1 */
prefetch_nofault = (srcbdest == TILEGX_R_ZERO);
goto do_load; goto do_load;
case OEY2(LD2S_OPCODE_Y2, MODE_OPCODE_YA2): case OEY2(LD2S_OPCODE_Y2, MODE_OPCODE_YA2):
memop = MO_TESW; memop = MO_TESW;
mnemonic = "ld2s"; mnemonic = "ld2s"; /* prefetch_l2_fault */
goto do_load; goto do_load;
case OEY2(LD2U_OPCODE_Y2, MODE_OPCODE_YA2): case OEY2(LD2U_OPCODE_Y2, MODE_OPCODE_YA2):
memop = MO_TEUW; memop = MO_TEUW;
mnemonic = "ld2u"; mnemonic = "ld2u"; /* prefetch_l2 */
prefetch_nofault = (srcbdest == TILEGX_R_ZERO);
goto do_load; goto do_load;
case OEY2(LD4S_OPCODE_Y2, MODE_OPCODE_YB2): case OEY2(LD4S_OPCODE_Y2, MODE_OPCODE_YB2):
memop = MO_TESL; memop = MO_TESL;
mnemonic = "ld4s"; mnemonic = "ld4s"; /* prefetch_l3_fault */
goto do_load; goto do_load;
case OEY2(LD4U_OPCODE_Y2, MODE_OPCODE_YB2): case OEY2(LD4U_OPCODE_Y2, MODE_OPCODE_YB2):
memop = MO_TEUL; memop = MO_TEUL;
mnemonic = "ld4u"; mnemonic = "ld4u"; /* prefetch_l3 */
prefetch_nofault = (srcbdest == TILEGX_R_ZERO);
goto do_load; goto do_load;
case OEY2(LD_OPCODE_Y2, MODE_OPCODE_YB2): case OEY2(LD_OPCODE_Y2, MODE_OPCODE_YB2):
memop = MO_TEQ; memop = MO_TEQ;
mnemonic = "ld"; mnemonic = "ld";
do_load: do_load:
tcg_gen_qemu_ld_tl(dest_gr(dc, srcbdest), load_gr(dc, srca), if (!prefetch_nofault) {
dc->mmuidx, memop); tcg_gen_qemu_ld_tl(dest_gr(dc, srcbdest), load_gr(dc, srca),
dc->mmuidx, memop);
}
qemu_log_mask(CPU_LOG_TB_IN_ASM, "%s %s, %s", mnemonic, qemu_log_mask(CPU_LOG_TB_IN_ASM, "%s %s, %s", mnemonic,
reg_names[srcbdest], reg_names[srca]); reg_names[srcbdest], reg_names[srca]);
return TILEGX_EXCP_NONE; return TILEGX_EXCP_NONE;