ShuriZma
/
xqemu
mirror of https://github.com/xqemu/xqemu.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity

tcg/arm: add rotation ops 

Signed-off-by: Aurelien Jarno <aurelien@aurel32.net>
This commit is contained in:
Aurelien Jarno 2010-04-09 20:52:48 +02:00
parent 23401b58a4
commit 293579e55c
2 changed files with 20 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

19
tcg/arm/tcg-target.c
View File

@ -1394,11 +1394,28 @@ static inline void tcg_out_op(TCGContext *s, TCGOpcode opc,
case INDEX_op_sar_i32: case INDEX_op_sar_i32:
c = const_args[2] ? (args[2] & 0x1f) ? SHIFT_IMM_ASR(args[2] & 0x1f) : c = const_args[2] ? (args[2] & 0x1f) ? SHIFT_IMM_ASR(args[2] & 0x1f) :
SHIFT_IMM_LSL(0) : SHIFT_REG_ASR(args[2]); SHIFT_IMM_LSL(0) : SHIFT_REG_ASR(args[2]);
goto gen_shift32;
case INDEX_op_rotr_i32:
c = const_args[2] ? (args[2] & 0x1f) ? SHIFT_IMM_ROR(args[2] & 0x1f) :
SHIFT_IMM_LSL(0) : SHIFT_REG_ROR(args[2]);
/* Fall through. */ /* Fall through. */
gen_shift32: gen_shift32:
tcg_out_dat_reg(s, COND_AL, ARITH_MOV, args[0], 0, args[1], c); tcg_out_dat_reg(s, COND_AL, ARITH_MOV, args[0], 0, args[1], c);
break; break;
case INDEX_op_rotl_i32:
if (const_args[2]) {
tcg_out_dat_reg(s, COND_AL, ARITH_MOV, args[0], 0, args[1],
((0x20 - args[2]) & 0x1f) ?
SHIFT_IMM_ROR((0x20 - args[2]) & 0x1f) :
SHIFT_IMM_LSL(0));
} else {
tcg_out_dat_imm(s, COND_AL, ARITH_RSB, TCG_REG_R8, args[1], 0x20);
tcg_out_dat_reg(s, COND_AL, ARITH_MOV, args[0], 0, args[1],
SHIFT_REG_ROR(TCG_REG_R8));
}
break;
case INDEX_op_brcond_i32: case INDEX_op_brcond_i32:
if (const_args[1]) { if (const_args[1]) {
int rot; int rot;
@ -1547,6 +1564,8 @@ static const TCGTargetOpDef arm_op_defs[] = {
{ INDEX_op_shl_i32, { "r", "r", "ri" } }, { INDEX_op_shl_i32, { "r", "r", "ri" } },
{ INDEX_op_shr_i32, { "r", "r", "ri" } }, { INDEX_op_shr_i32, { "r", "r", "ri" } },
{ INDEX_op_sar_i32, { "r", "r", "ri" } }, { INDEX_op_sar_i32, { "r", "r", "ri" } },
{ INDEX_op_rotl_i32, { "r", "r", "ri" } },
{ INDEX_op_rotr_i32, { "r", "r", "ri" } },
{ INDEX_op_brcond_i32, { "r", "rI" } }, { INDEX_op_brcond_i32, { "r", "rI" } },
{ INDEX_op_setcond_i32, { "r", "r", "rI" } }, { INDEX_op_setcond_i32, { "r", "r", "rI" } },

2
tcg/arm/tcg-target.h
View File

@ -66,7 +66,7 @@ enum {
// #define TCG_TARGET_HAS_bswap32_i32 // #define TCG_TARGET_HAS_bswap32_i32
#define TCG_TARGET_HAS_not_i32 #define TCG_TARGET_HAS_not_i32
#define TCG_TARGET_HAS_neg_i32 #define TCG_TARGET_HAS_neg_i32
// #define TCG_TARGET_HAS_rot_i32 #define TCG_TARGET_HAS_rot_i32
#define TCG_TARGET_HAS_andc_i32 #define TCG_TARGET_HAS_andc_i32
// #define TCG_TARGET_HAS_orc_i32 // #define TCG_TARGET_HAS_orc_i32
// #define TCG_TARGET_HAS_eqv_i32 // #define TCG_TARGET_HAS_eqv_i32