From 23c91b2effc4d0ac3d3b6fb2ebe5da1787f517c1 Mon Sep 17 00:00:00 2001 From: Riley Labrecque Date: Sun, 24 May 2015 01:23:14 -0600 Subject: [PATCH] Remove test binaries now that they can be created on Windows --- .gitignore | 3 - src/xenia/cpu/frontend/test/bin/instr_add.bin | Bin 228 -> 0 bytes src/xenia/cpu/frontend/test/bin/instr_add.dis | 86 ----- src/xenia/cpu/frontend/test/bin/instr_add.map | 14 - .../cpu/frontend/test/bin/instr_addc.bin | Bin 404 -> 0 bytes .../cpu/frontend/test/bin/instr_addc.dis | 146 -------- .../cpu/frontend/test/bin/instr_addc.map | 22 -- .../cpu/frontend/test/bin/instr_adde.bin | Bin 1040 -> 0 bytes .../cpu/frontend/test/bin/instr_adde.dis | 341 ------------------ .../cpu/frontend/test/bin/instr_adde.map | 40 -- .../cpu/frontend/test/bin/instr_addic.bin | Bin 128 -> 0 bytes .../cpu/frontend/test/bin/instr_addic.dis | 49 --- .../cpu/frontend/test/bin/instr_addic.map | 8 - .../cpu/frontend/test/bin/instr_addis.bin | Bin 112 -> 0 bytes .../cpu/frontend/test/bin/instr_addis.dis | 49 --- .../cpu/frontend/test/bin/instr_addis.map | 10 - .../cpu/frontend/test/bin/instr_addme.bin | Bin 704 -> 0 bytes .../cpu/frontend/test/bin/instr_addme.dis | 241 ------------- .../cpu/frontend/test/bin/instr_addme.map | 32 -- .../cpu/frontend/test/bin/instr_addze.bin | Bin 704 -> 0 bytes .../cpu/frontend/test/bin/instr_addze.dis | 241 ------------- .../cpu/frontend/test/bin/instr_addze.map | 32 -- src/xenia/cpu/frontend/test/bin/instr_and.bin | Bin 304 -> 0 bytes src/xenia/cpu/frontend/test/bin/instr_and.dis | 117 ------ src/xenia/cpu/frontend/test/bin/instr_and.map | 20 - .../cpu/frontend/test/bin/instr_andc.bin | Bin 304 -> 0 bytes .../cpu/frontend/test/bin/instr_andc.dis | 117 ------ .../cpu/frontend/test/bin/instr_andc.map | 20 - .../cpu/frontend/test/bin/instr_andi.bin | Bin 140 -> 0 bytes .../cpu/frontend/test/bin/instr_andi.dis | 56 --- .../cpu/frontend/test/bin/instr_andi.map | 10 - .../cpu/frontend/test/bin/instr_andis.bin | Bin 140 -> 0 bytes .../cpu/frontend/test/bin/instr_andis.dis | 56 --- .../cpu/frontend/test/bin/instr_andis.map | 10 - src/xenia/cpu/frontend/test/bin/instr_cmp.bin | Bin 316 -> 0 bytes src/xenia/cpu/frontend/test/bin/instr_cmp.dis | 116 ------ src/xenia/cpu/frontend/test/bin/instr_cmp.map | 18 - .../cpu/frontend/test/bin/instr_cmpi.bin | Bin 216 -> 0 bytes .../cpu/frontend/test/bin/instr_cmpi.dis | 83 ----- .../cpu/frontend/test/bin/instr_cmpi.map | 14 - .../cpu/frontend/test/bin/instr_cmpl.bin | Bin 360 -> 0 bytes .../cpu/frontend/test/bin/instr_cmpl.dis | 131 ------- .../cpu/frontend/test/bin/instr_cmpl.map | 20 - .../cpu/frontend/test/bin/instr_cmpli.bin | Bin 216 -> 0 bytes .../cpu/frontend/test/bin/instr_cmpli.dis | 83 ----- .../cpu/frontend/test/bin/instr_cmpli.map | 14 - .../cpu/frontend/test/bin/instr_cntlzd.bin | Bin 84 -> 0 bytes .../cpu/frontend/test/bin/instr_cntlzd.dis | 38 -- .../cpu/frontend/test/bin/instr_cntlzd.map | 8 - .../cpu/frontend/test/bin/instr_cntlzw.bin | Bin 116 -> 0 bytes .../cpu/frontend/test/bin/instr_cntlzw.dis | 50 --- .../cpu/frontend/test/bin/instr_cntlzw.map | 10 - .../cpu/frontend/test/bin/instr_divd.bin | Bin 168 -> 0 bytes .../cpu/frontend/test/bin/instr_divd.dis | 71 ---- .../cpu/frontend/test/bin/instr_divd.map | 14 - .../cpu/frontend/test/bin/instr_divdu.bin | Bin 196 -> 0 bytes .../cpu/frontend/test/bin/instr_divdu.dis | 82 ----- .../cpu/frontend/test/bin/instr_divdu.map | 16 - .../cpu/frontend/test/bin/instr_divw.bin | Bin 252 -> 0 bytes .../cpu/frontend/test/bin/instr_divw.dis | 104 ------ .../cpu/frontend/test/bin/instr_divw.map | 20 - .../cpu/frontend/test/bin/instr_divwu.bin | Bin 280 -> 0 bytes .../cpu/frontend/test/bin/instr_divwu.dis | 115 ------ .../cpu/frontend/test/bin/instr_divwu.map | 22 -- src/xenia/cpu/frontend/test/bin/instr_eqv.bin | Bin 192 -> 0 bytes src/xenia/cpu/frontend/test/bin/instr_eqv.dis | 73 ---- src/xenia/cpu/frontend/test/bin/instr_eqv.map | 12 - .../cpu/frontend/test/bin/instr_extsb.bin | Bin 200 -> 0 bytes .../cpu/frontend/test/bin/instr_extsb.dis | 83 ----- .../cpu/frontend/test/bin/instr_extsb.map | 16 - .../cpu/frontend/test/bin/instr_extsh.bin | Bin 216 -> 0 bytes .../cpu/frontend/test/bin/instr_extsh.dis | 87 ----- .../cpu/frontend/test/bin/instr_extsh.map | 16 - .../cpu/frontend/test/bin/instr_extsw.bin | Bin 224 -> 0 bytes .../cpu/frontend/test/bin/instr_extsw.dis | 89 ----- .../cpu/frontend/test/bin/instr_extsw.map | 16 - .../cpu/frontend/test/bin/instr_fabs.bin | Bin 24 -> 0 bytes .../cpu/frontend/test/bin/instr_fabs.dis | 13 - .../cpu/frontend/test/bin/instr_fabs.map | 3 - .../cpu/frontend/test/bin/instr_fadd.bin | Bin 24 -> 0 bytes .../cpu/frontend/test/bin/instr_fadd.dis | 13 - .../cpu/frontend/test/bin/instr_fadd.map | 3 - .../cpu/frontend/test/bin/instr_fmadd.bin | Bin 24 -> 0 bytes .../cpu/frontend/test/bin/instr_fmadd.dis | 13 - .../cpu/frontend/test/bin/instr_fmadd.map | 3 - .../cpu/frontend/test/bin/instr_fmul.bin | Bin 24 -> 0 bytes .../cpu/frontend/test/bin/instr_fmul.dis | 13 - .../cpu/frontend/test/bin/instr_fmul.map | 3 - .../cpu/frontend/test/bin/instr_fnabs.bin | Bin 8 -> 0 bytes .../cpu/frontend/test/bin/instr_fnabs.dis | 5 - .../cpu/frontend/test/bin/instr_fnabs.map | 1 - .../cpu/frontend/test/bin/instr_frsqrte.bin | Bin 24 -> 0 bytes .../cpu/frontend/test/bin/instr_frsqrte.dis | 13 - .../cpu/frontend/test/bin/instr_frsqrte.map | 3 - .../cpu/frontend/test/bin/instr_fsel.bin | Bin 24 -> 0 bytes .../cpu/frontend/test/bin/instr_fsel.dis | 13 - .../cpu/frontend/test/bin/instr_fsel.map | 3 - .../cpu/frontend/test/bin/instr_fsqrt.bin | Bin 24 -> 0 bytes .../cpu/frontend/test/bin/instr_fsqrt.dis | 13 - .../cpu/frontend/test/bin/instr_fsqrt.map | 3 - .../cpu/frontend/test/bin/instr_lvexx.bin | Bin 120 -> 0 bytes .../cpu/frontend/test/bin/instr_lvexx.dis | 55 --- .../cpu/frontend/test/bin/instr_lvexx.map | 12 - src/xenia/cpu/frontend/test/bin/instr_lvl.bin | Bin 20 -> 0 bytes src/xenia/cpu/frontend/test/bin/instr_lvl.dis | 10 - src/xenia/cpu/frontend/test/bin/instr_lvl.map | 2 - src/xenia/cpu/frontend/test/bin/instr_lvr.bin | Bin 24 -> 0 bytes src/xenia/cpu/frontend/test/bin/instr_lvr.dis | 11 - src/xenia/cpu/frontend/test/bin/instr_lvr.map | 2 - .../cpu/frontend/test/bin/instr_lvsl.bin | Bin 60 -> 0 bytes .../cpu/frontend/test/bin/instr_lvsl.dis | 28 -- .../cpu/frontend/test/bin/instr_lvsl.map | 6 - .../cpu/frontend/test/bin/instr_lvsr.bin | Bin 60 -> 0 bytes .../cpu/frontend/test/bin/instr_lvsr.dis | 28 -- .../cpu/frontend/test/bin/instr_lvsr.map | 6 - .../cpu/frontend/test/bin/instr_mulhd.bin | Bin 120 -> 0 bytes .../cpu/frontend/test/bin/instr_mulhd.dis | 51 --- .../cpu/frontend/test/bin/instr_mulhd.map | 10 - .../cpu/frontend/test/bin/instr_mulhdu.bin | Bin 120 -> 0 bytes .../cpu/frontend/test/bin/instr_mulhdu.dis | 51 --- .../cpu/frontend/test/bin/instr_mulhdu.map | 10 - .../cpu/frontend/test/bin/instr_mulhw.bin | Bin 168 -> 0 bytes .../cpu/frontend/test/bin/instr_mulhw.dis | 67 ---- .../cpu/frontend/test/bin/instr_mulhw.map | 12 - .../cpu/frontend/test/bin/instr_mulhwu.bin | Bin 168 -> 0 bytes .../cpu/frontend/test/bin/instr_mulhwu.dis | 67 ---- .../cpu/frontend/test/bin/instr_mulhwu.map | 12 - .../cpu/frontend/test/bin/instr_mulld.bin | Bin 192 -> 0 bytes .../cpu/frontend/test/bin/instr_mulld.dis | 81 ----- .../cpu/frontend/test/bin/instr_mulld.map | 16 - .../cpu/frontend/test/bin/instr_mulli.bin | Bin 160 -> 0 bytes .../cpu/frontend/test/bin/instr_mulli.dis | 73 ---- .../cpu/frontend/test/bin/instr_mulli.map | 16 - .../cpu/frontend/test/bin/instr_mullw.bin | Bin 276 -> 0 bytes .../cpu/frontend/test/bin/instr_mullw.dis | 114 ------ .../cpu/frontend/test/bin/instr_mullw.map | 22 -- src/xenia/cpu/frontend/test/bin/instr_neg.bin | Bin 68 -> 0 bytes src/xenia/cpu/frontend/test/bin/instr_neg.dis | 30 -- src/xenia/cpu/frontend/test/bin/instr_neg.map | 6 - src/xenia/cpu/frontend/test/bin/instr_nor.bin | Bin 48 -> 0 bytes src/xenia/cpu/frontend/test/bin/instr_nor.dis | 21 -- src/xenia/cpu/frontend/test/bin/instr_nor.map | 4 - src/xenia/cpu/frontend/test/bin/instr_ori.bin | Bin 64 -> 0 bytes src/xenia/cpu/frontend/test/bin/instr_ori.dis | 25 -- src/xenia/cpu/frontend/test/bin/instr_ori.map | 4 - .../cpu/frontend/test/bin/instr_rldicl.bin | Bin 640 -> 0 bytes .../cpu/frontend/test/bin/instr_rldicl.dis | 217 ----------- .../cpu/frontend/test/bin/instr_rldicl.map | 28 -- .../cpu/frontend/test/bin/instr_rldicr.bin | Bin 620 -> 0 bytes .../cpu/frontend/test/bin/instr_rldicr.dis | 208 ----------- .../cpu/frontend/test/bin/instr_rldicr.map | 26 -- .../cpu/frontend/test/bin/instr_rlwimi.bin | Bin 72 -> 0 bytes .../cpu/frontend/test/bin/instr_rlwimi.dis | 23 -- .../cpu/frontend/test/bin/instr_rlwimi.map | 2 - .../cpu/frontend/test/bin/instr_rlwinm.bin | Bin 244 -> 0 bytes .../cpu/frontend/test/bin/instr_rlwinm.dis | 102 ------ .../cpu/frontend/test/bin/instr_rlwinm.map | 20 - .../cpu/frontend/test/bin/instr_rlwnm.bin | Bin 288 -> 0 bytes .../cpu/frontend/test/bin/instr_rlwnm.dis | 113 ------ .../cpu/frontend/test/bin/instr_rlwnm.map | 20 - src/xenia/cpu/frontend/test/bin/instr_sld.bin | Bin 168 -> 0 bytes src/xenia/cpu/frontend/test/bin/instr_sld.dis | 71 ---- src/xenia/cpu/frontend/test/bin/instr_sld.map | 14 - src/xenia/cpu/frontend/test/bin/instr_slw.bin | Bin 216 -> 0 bytes src/xenia/cpu/frontend/test/bin/instr_slw.dis | 91 ----- src/xenia/cpu/frontend/test/bin/instr_slw.map | 18 - .../cpu/frontend/test/bin/instr_srad.bin | Bin 224 -> 0 bytes .../cpu/frontend/test/bin/instr_srad.dis | 85 ----- .../cpu/frontend/test/bin/instr_srad.map | 14 - .../cpu/frontend/test/bin/instr_sradi.bin | Bin 140 -> 0 bytes .../cpu/frontend/test/bin/instr_sradi.dis | 56 --- .../cpu/frontend/test/bin/instr_sradi.map | 10 - .../cpu/frontend/test/bin/instr_sraw.bin | Bin 288 -> 0 bytes .../cpu/frontend/test/bin/instr_sraw.dis | 109 ------ .../cpu/frontend/test/bin/instr_sraw.map | 18 - .../cpu/frontend/test/bin/instr_srawi.bin | Bin 140 -> 0 bytes .../cpu/frontend/test/bin/instr_srawi.dis | 56 --- .../cpu/frontend/test/bin/instr_srawi.map | 10 - src/xenia/cpu/frontend/test/bin/instr_srd.bin | Bin 168 -> 0 bytes src/xenia/cpu/frontend/test/bin/instr_srd.dis | 71 ---- src/xenia/cpu/frontend/test/bin/instr_srd.map | 14 - src/xenia/cpu/frontend/test/bin/instr_srw.bin | Bin 216 -> 0 bytes src/xenia/cpu/frontend/test/bin/instr_srw.dis | 91 ----- src/xenia/cpu/frontend/test/bin/instr_srw.map | 18 - .../cpu/frontend/test/bin/instr_stvew.bin | Bin 80 -> 0 bytes .../cpu/frontend/test/bin/instr_stvew.dis | 37 -- .../cpu/frontend/test/bin/instr_stvew.map | 8 - .../cpu/frontend/test/bin/instr_stvl.bin | Bin 40 -> 0 bytes .../cpu/frontend/test/bin/instr_stvl.dis | 19 - .../cpu/frontend/test/bin/instr_stvl.map | 4 - .../cpu/frontend/test/bin/instr_stvr.bin | Bin 44 -> 0 bytes .../cpu/frontend/test/bin/instr_stvr.dis | 20 - .../cpu/frontend/test/bin/instr_stvr.map | 4 - .../cpu/frontend/test/bin/instr_subf.bin | Bin 128 -> 0 bytes .../cpu/frontend/test/bin/instr_subf.dis | 53 --- .../cpu/frontend/test/bin/instr_subf.map | 10 - .../cpu/frontend/test/bin/instr_subfc.bin | Bin 168 -> 0 bytes .../cpu/frontend/test/bin/instr_subfc.dis | 63 ---- .../cpu/frontend/test/bin/instr_subfc.map | 10 - .../cpu/frontend/test/bin/instr_subfe.bin | Bin 168 -> 0 bytes .../cpu/frontend/test/bin/instr_subfe.dis | 63 ---- .../cpu/frontend/test/bin/instr_subfe.map | 10 - .../cpu/frontend/test/bin/instr_subfic.bin | Bin 176 -> 0 bytes .../cpu/frontend/test/bin/instr_subfic.dis | 69 ---- .../cpu/frontend/test/bin/instr_subfic.map | 12 - .../cpu/frontend/test/bin/instr_subfme.bin | Bin 392 -> 0 bytes .../cpu/frontend/test/bin/instr_subfme.dis | 131 ------- .../cpu/frontend/test/bin/instr_subfme.map | 16 - .../cpu/frontend/test/bin/instr_subfze.bin | Bin 392 -> 0 bytes .../cpu/frontend/test/bin/instr_subfze.dis | 131 ------- .../cpu/frontend/test/bin/instr_subfze.map | 16 - .../cpu/frontend/test/bin/instr_vaddshs.bin | Bin 8 -> 0 bytes .../cpu/frontend/test/bin/instr_vaddshs.dis | 5 - .../cpu/frontend/test/bin/instr_vaddshs.map | 1 - .../cpu/frontend/test/bin/instr_vadduhm.bin | Bin 8 -> 0 bytes .../cpu/frontend/test/bin/instr_vadduhm.dis | 5 - .../cpu/frontend/test/bin/instr_vadduhm.map | 1 - .../cpu/frontend/test/bin/instr_vcfsx.bin | Bin 24 -> 0 bytes .../cpu/frontend/test/bin/instr_vcfsx.dis | 13 - .../cpu/frontend/test/bin/instr_vcfsx.map | 3 - .../cpu/frontend/test/bin/instr_vcmpxxfp.bin | Bin 36 -> 0 bytes .../cpu/frontend/test/bin/instr_vcmpxxfp.dis | 16 - .../cpu/frontend/test/bin/instr_vcmpxxfp.map | 3 - .../cpu/frontend/test/bin/instr_vctsxs.bin | Bin 40 -> 0 bytes .../cpu/frontend/test/bin/instr_vctsxs.dis | 21 -- .../cpu/frontend/test/bin/instr_vctsxs.map | 5 - .../cpu/frontend/test/bin/instr_vmrghb.bin | Bin 8 -> 0 bytes .../cpu/frontend/test/bin/instr_vmrghb.dis | 5 - .../cpu/frontend/test/bin/instr_vmrghb.map | 1 - .../cpu/frontend/test/bin/instr_vmrghh.bin | Bin 8 -> 0 bytes .../cpu/frontend/test/bin/instr_vmrghh.dis | 5 - .../cpu/frontend/test/bin/instr_vmrghh.map | 1 - .../cpu/frontend/test/bin/instr_vmrghw.bin | Bin 8 -> 0 bytes .../cpu/frontend/test/bin/instr_vmrghw.dis | 5 - .../cpu/frontend/test/bin/instr_vmrghw.map | 1 - .../cpu/frontend/test/bin/instr_vmrglb.bin | Bin 8 -> 0 bytes .../cpu/frontend/test/bin/instr_vmrglb.dis | 5 - .../cpu/frontend/test/bin/instr_vmrglb.map | 1 - .../cpu/frontend/test/bin/instr_vmrglh.bin | Bin 8 -> 0 bytes .../cpu/frontend/test/bin/instr_vmrglh.dis | 5 - .../cpu/frontend/test/bin/instr_vmrglh.map | 1 - .../cpu/frontend/test/bin/instr_vmrglw.bin | Bin 8 -> 0 bytes .../cpu/frontend/test/bin/instr_vmrglw.dis | 5 - .../cpu/frontend/test/bin/instr_vmrglw.map | 1 - .../cpu/frontend/test/bin/instr_vperm.bin | Bin 32 -> 0 bytes .../cpu/frontend/test/bin/instr_vperm.dis | 17 - .../cpu/frontend/test/bin/instr_vperm.map | 4 - .../frontend/test/bin/instr_vpermwi128.bin | Bin 32 -> 0 bytes .../frontend/test/bin/instr_vpermwi128.dis | 17 - .../frontend/test/bin/instr_vpermwi128.map | 4 - .../cpu/frontend/test/bin/instr_vpkd3d128.bin | Bin 184 -> 0 bytes .../cpu/frontend/test/bin/instr_vpkd3d128.dis | 93 ----- .../cpu/frontend/test/bin/instr_vpkd3d128.map | 23 -- .../cpu/frontend/test/bin/instr_vpkshss.bin | Bin 16 -> 0 bytes .../cpu/frontend/test/bin/instr_vpkshss.dis | 9 - .../cpu/frontend/test/bin/instr_vpkshss.map | 2 - .../cpu/frontend/test/bin/instr_vpkswss.bin | Bin 16 -> 0 bytes .../cpu/frontend/test/bin/instr_vpkswss.dis | 9 - .../cpu/frontend/test/bin/instr_vpkswss.map | 2 - .../cpu/frontend/test/bin/instr_vrfin.bin | Bin 16 -> 0 bytes .../cpu/frontend/test/bin/instr_vrfin.dis | 9 - .../cpu/frontend/test/bin/instr_vrfin.map | 2 - .../cpu/frontend/test/bin/instr_vrlimi128.bin | Bin 72 -> 0 bytes .../cpu/frontend/test/bin/instr_vrlimi128.dis | 37 -- .../cpu/frontend/test/bin/instr_vrlimi128.map | 9 - .../cpu/frontend/test/bin/instr_vsel.bin | Bin 24 -> 0 bytes .../cpu/frontend/test/bin/instr_vsel.dis | 13 - .../cpu/frontend/test/bin/instr_vsel.map | 3 - .../cpu/frontend/test/bin/instr_vslb.bin | Bin 40 -> 0 bytes .../cpu/frontend/test/bin/instr_vslb.dis | 21 -- .../cpu/frontend/test/bin/instr_vslb.map | 5 - .../cpu/frontend/test/bin/instr_vsldoi.bin | Bin 24 -> 0 bytes .../cpu/frontend/test/bin/instr_vsldoi.dis | 13 - .../cpu/frontend/test/bin/instr_vsldoi.map | 3 - .../cpu/frontend/test/bin/instr_vslh.bin | Bin 48 -> 0 bytes .../cpu/frontend/test/bin/instr_vslh.dis | 25 -- .../cpu/frontend/test/bin/instr_vslh.map | 6 - .../cpu/frontend/test/bin/instr_vslw.bin | Bin 48 -> 0 bytes .../cpu/frontend/test/bin/instr_vslw.dis | 25 -- .../cpu/frontend/test/bin/instr_vslw.map | 6 - .../cpu/frontend/test/bin/instr_vspltb.bin | Bin 24 -> 0 bytes .../cpu/frontend/test/bin/instr_vspltb.dis | 13 - .../cpu/frontend/test/bin/instr_vspltb.map | 3 - .../cpu/frontend/test/bin/instr_vsplth.bin | Bin 24 -> 0 bytes .../cpu/frontend/test/bin/instr_vsplth.dis | 13 - .../cpu/frontend/test/bin/instr_vsplth.map | 3 - .../cpu/frontend/test/bin/instr_vspltisb.bin | Bin 32 -> 0 bytes .../cpu/frontend/test/bin/instr_vspltisb.dis | 17 - .../cpu/frontend/test/bin/instr_vspltisb.map | 4 - .../cpu/frontend/test/bin/instr_vspltish.bin | Bin 32 -> 0 bytes .../cpu/frontend/test/bin/instr_vspltish.dis | 17 - .../cpu/frontend/test/bin/instr_vspltish.map | 4 - .../cpu/frontend/test/bin/instr_vspltisw.bin | Bin 32 -> 0 bytes .../cpu/frontend/test/bin/instr_vspltisw.dis | 17 - .../cpu/frontend/test/bin/instr_vspltisw.map | 4 - .../cpu/frontend/test/bin/instr_vspltw.bin | Bin 24 -> 0 bytes .../cpu/frontend/test/bin/instr_vspltw.dis | 13 - .../cpu/frontend/test/bin/instr_vspltw.map | 3 - .../cpu/frontend/test/bin/instr_vsubshs.bin | Bin 8 -> 0 bytes .../cpu/frontend/test/bin/instr_vsubshs.dis | 5 - .../cpu/frontend/test/bin/instr_vsubshs.map | 1 - .../cpu/frontend/test/bin/instr_vsubuhm.bin | Bin 8 -> 0 bytes .../cpu/frontend/test/bin/instr_vsubuhm.dis | 5 - .../cpu/frontend/test/bin/instr_vsubuhm.map | 1 - .../frontend/test/bin/instr_vupkd3d128.bin | Bin 48 -> 0 bytes .../frontend/test/bin/instr_vupkd3d128.dis | 25 -- .../frontend/test/bin/instr_vupkd3d128.map | 6 - .../cpu/frontend/test/bin/instr_vupkhsh.bin | Bin 16 -> 0 bytes .../cpu/frontend/test/bin/instr_vupkhsh.dis | 9 - .../cpu/frontend/test/bin/instr_vupkhsh.map | 2 - .../cpu/frontend/test/bin/instr_vupklsh.bin | Bin 16 -> 0 bytes .../cpu/frontend/test/bin/instr_vupklsh.dis | 9 - .../cpu/frontend/test/bin/instr_vupklsh.map | 2 - xb.bat | 2 +- 314 files changed, 1 insertion(+), 6935 deletions(-) delete mode 100644 src/xenia/cpu/frontend/test/bin/instr_add.bin delete mode 100644 src/xenia/cpu/frontend/test/bin/instr_add.dis delete mode 100644 src/xenia/cpu/frontend/test/bin/instr_add.map delete mode 100644 src/xenia/cpu/frontend/test/bin/instr_addc.bin delete mode 100644 src/xenia/cpu/frontend/test/bin/instr_addc.dis delete mode 100644 src/xenia/cpu/frontend/test/bin/instr_addc.map delete mode 100644 src/xenia/cpu/frontend/test/bin/instr_adde.bin delete mode 100644 src/xenia/cpu/frontend/test/bin/instr_adde.dis delete mode 100644 src/xenia/cpu/frontend/test/bin/instr_adde.map delete mode 100644 src/xenia/cpu/frontend/test/bin/instr_addic.bin delete mode 100644 src/xenia/cpu/frontend/test/bin/instr_addic.dis delete mode 100644 src/xenia/cpu/frontend/test/bin/instr_addic.map delete mode 100644 src/xenia/cpu/frontend/test/bin/instr_addis.bin delete mode 100644 src/xenia/cpu/frontend/test/bin/instr_addis.dis delete mode 100644 src/xenia/cpu/frontend/test/bin/instr_addis.map delete mode 100644 src/xenia/cpu/frontend/test/bin/instr_addme.bin delete mode 100644 src/xenia/cpu/frontend/test/bin/instr_addme.dis delete mode 100644 src/xenia/cpu/frontend/test/bin/instr_addme.map delete mode 100644 src/xenia/cpu/frontend/test/bin/instr_addze.bin delete mode 100644 src/xenia/cpu/frontend/test/bin/instr_addze.dis delete mode 100644 src/xenia/cpu/frontend/test/bin/instr_addze.map delete mode 100644 src/xenia/cpu/frontend/test/bin/instr_and.bin delete mode 100644 src/xenia/cpu/frontend/test/bin/instr_and.dis delete mode 100644 src/xenia/cpu/frontend/test/bin/instr_and.map delete mode 100644 src/xenia/cpu/frontend/test/bin/instr_andc.bin delete mode 100644 src/xenia/cpu/frontend/test/bin/instr_andc.dis delete mode 100644 src/xenia/cpu/frontend/test/bin/instr_andc.map delete mode 100644 src/xenia/cpu/frontend/test/bin/instr_andi.bin delete mode 100644 src/xenia/cpu/frontend/test/bin/instr_andi.dis delete mode 100644 src/xenia/cpu/frontend/test/bin/instr_andi.map delete mode 100644 src/xenia/cpu/frontend/test/bin/instr_andis.bin delete mode 100644 src/xenia/cpu/frontend/test/bin/instr_andis.dis delete mode 100644 src/xenia/cpu/frontend/test/bin/instr_andis.map delete mode 100644 src/xenia/cpu/frontend/test/bin/instr_cmp.bin delete mode 100644 src/xenia/cpu/frontend/test/bin/instr_cmp.dis delete mode 100644 src/xenia/cpu/frontend/test/bin/instr_cmp.map delete mode 100644 src/xenia/cpu/frontend/test/bin/instr_cmpi.bin delete mode 100644 src/xenia/cpu/frontend/test/bin/instr_cmpi.dis delete mode 100644 src/xenia/cpu/frontend/test/bin/instr_cmpi.map delete mode 100644 src/xenia/cpu/frontend/test/bin/instr_cmpl.bin delete mode 100644 src/xenia/cpu/frontend/test/bin/instr_cmpl.dis delete mode 100644 src/xenia/cpu/frontend/test/bin/instr_cmpl.map delete mode 100644 src/xenia/cpu/frontend/test/bin/instr_cmpli.bin delete mode 100644 src/xenia/cpu/frontend/test/bin/instr_cmpli.dis delete mode 100644 src/xenia/cpu/frontend/test/bin/instr_cmpli.map delete mode 100644 src/xenia/cpu/frontend/test/bin/instr_cntlzd.bin delete mode 100644 src/xenia/cpu/frontend/test/bin/instr_cntlzd.dis delete mode 100644 src/xenia/cpu/frontend/test/bin/instr_cntlzd.map delete mode 100644 src/xenia/cpu/frontend/test/bin/instr_cntlzw.bin delete mode 100644 src/xenia/cpu/frontend/test/bin/instr_cntlzw.dis delete mode 100644 src/xenia/cpu/frontend/test/bin/instr_cntlzw.map delete mode 100644 src/xenia/cpu/frontend/test/bin/instr_divd.bin delete mode 100644 src/xenia/cpu/frontend/test/bin/instr_divd.dis delete mode 100644 src/xenia/cpu/frontend/test/bin/instr_divd.map delete mode 100644 src/xenia/cpu/frontend/test/bin/instr_divdu.bin delete mode 100644 src/xenia/cpu/frontend/test/bin/instr_divdu.dis delete mode 100644 src/xenia/cpu/frontend/test/bin/instr_divdu.map delete mode 100644 src/xenia/cpu/frontend/test/bin/instr_divw.bin delete mode 100644 src/xenia/cpu/frontend/test/bin/instr_divw.dis delete mode 100644 src/xenia/cpu/frontend/test/bin/instr_divw.map delete mode 100644 src/xenia/cpu/frontend/test/bin/instr_divwu.bin delete mode 100644 src/xenia/cpu/frontend/test/bin/instr_divwu.dis delete mode 100644 src/xenia/cpu/frontend/test/bin/instr_divwu.map delete mode 100644 src/xenia/cpu/frontend/test/bin/instr_eqv.bin delete mode 100644 src/xenia/cpu/frontend/test/bin/instr_eqv.dis delete mode 100644 src/xenia/cpu/frontend/test/bin/instr_eqv.map delete mode 100644 src/xenia/cpu/frontend/test/bin/instr_extsb.bin delete mode 100644 src/xenia/cpu/frontend/test/bin/instr_extsb.dis delete mode 100644 src/xenia/cpu/frontend/test/bin/instr_extsb.map delete mode 100644 src/xenia/cpu/frontend/test/bin/instr_extsh.bin delete mode 100644 src/xenia/cpu/frontend/test/bin/instr_extsh.dis delete mode 100644 src/xenia/cpu/frontend/test/bin/instr_extsh.map delete mode 100644 src/xenia/cpu/frontend/test/bin/instr_extsw.bin delete mode 100644 src/xenia/cpu/frontend/test/bin/instr_extsw.dis delete mode 100644 src/xenia/cpu/frontend/test/bin/instr_extsw.map delete mode 100644 src/xenia/cpu/frontend/test/bin/instr_fabs.bin delete mode 100644 src/xenia/cpu/frontend/test/bin/instr_fabs.dis delete mode 100644 src/xenia/cpu/frontend/test/bin/instr_fabs.map delete mode 100644 src/xenia/cpu/frontend/test/bin/instr_fadd.bin delete mode 100644 src/xenia/cpu/frontend/test/bin/instr_fadd.dis delete mode 100644 src/xenia/cpu/frontend/test/bin/instr_fadd.map delete mode 100644 src/xenia/cpu/frontend/test/bin/instr_fmadd.bin delete mode 100644 src/xenia/cpu/frontend/test/bin/instr_fmadd.dis delete mode 100644 src/xenia/cpu/frontend/test/bin/instr_fmadd.map delete mode 100644 src/xenia/cpu/frontend/test/bin/instr_fmul.bin delete mode 100644 src/xenia/cpu/frontend/test/bin/instr_fmul.dis delete mode 100644 src/xenia/cpu/frontend/test/bin/instr_fmul.map delete mode 100644 src/xenia/cpu/frontend/test/bin/instr_fnabs.bin delete mode 100644 src/xenia/cpu/frontend/test/bin/instr_fnabs.dis delete mode 100644 src/xenia/cpu/frontend/test/bin/instr_fnabs.map delete mode 100644 src/xenia/cpu/frontend/test/bin/instr_frsqrte.bin delete mode 100644 src/xenia/cpu/frontend/test/bin/instr_frsqrte.dis delete mode 100644 src/xenia/cpu/frontend/test/bin/instr_frsqrte.map delete mode 100644 src/xenia/cpu/frontend/test/bin/instr_fsel.bin delete mode 100644 src/xenia/cpu/frontend/test/bin/instr_fsel.dis delete mode 100644 src/xenia/cpu/frontend/test/bin/instr_fsel.map delete mode 100644 src/xenia/cpu/frontend/test/bin/instr_fsqrt.bin delete mode 100644 src/xenia/cpu/frontend/test/bin/instr_fsqrt.dis delete mode 100644 src/xenia/cpu/frontend/test/bin/instr_fsqrt.map delete mode 100644 src/xenia/cpu/frontend/test/bin/instr_lvexx.bin delete mode 100644 src/xenia/cpu/frontend/test/bin/instr_lvexx.dis delete mode 100644 src/xenia/cpu/frontend/test/bin/instr_lvexx.map delete mode 100644 src/xenia/cpu/frontend/test/bin/instr_lvl.bin delete mode 100644 src/xenia/cpu/frontend/test/bin/instr_lvl.dis delete mode 100644 src/xenia/cpu/frontend/test/bin/instr_lvl.map delete mode 100644 src/xenia/cpu/frontend/test/bin/instr_lvr.bin delete mode 100644 src/xenia/cpu/frontend/test/bin/instr_lvr.dis delete mode 100644 src/xenia/cpu/frontend/test/bin/instr_lvr.map delete mode 100644 src/xenia/cpu/frontend/test/bin/instr_lvsl.bin delete mode 100644 src/xenia/cpu/frontend/test/bin/instr_lvsl.dis delete mode 100644 src/xenia/cpu/frontend/test/bin/instr_lvsl.map delete mode 100644 src/xenia/cpu/frontend/test/bin/instr_lvsr.bin delete mode 100644 src/xenia/cpu/frontend/test/bin/instr_lvsr.dis delete mode 100644 src/xenia/cpu/frontend/test/bin/instr_lvsr.map delete mode 100644 src/xenia/cpu/frontend/test/bin/instr_mulhd.bin delete mode 100644 src/xenia/cpu/frontend/test/bin/instr_mulhd.dis delete mode 100644 src/xenia/cpu/frontend/test/bin/instr_mulhd.map delete mode 100644 src/xenia/cpu/frontend/test/bin/instr_mulhdu.bin delete mode 100644 src/xenia/cpu/frontend/test/bin/instr_mulhdu.dis delete mode 100644 src/xenia/cpu/frontend/test/bin/instr_mulhdu.map delete mode 100644 src/xenia/cpu/frontend/test/bin/instr_mulhw.bin delete mode 100644 src/xenia/cpu/frontend/test/bin/instr_mulhw.dis delete mode 100644 src/xenia/cpu/frontend/test/bin/instr_mulhw.map delete mode 100644 src/xenia/cpu/frontend/test/bin/instr_mulhwu.bin delete mode 100644 src/xenia/cpu/frontend/test/bin/instr_mulhwu.dis delete mode 100644 src/xenia/cpu/frontend/test/bin/instr_mulhwu.map delete mode 100644 src/xenia/cpu/frontend/test/bin/instr_mulld.bin delete mode 100644 src/xenia/cpu/frontend/test/bin/instr_mulld.dis delete mode 100644 src/xenia/cpu/frontend/test/bin/instr_mulld.map delete mode 100644 src/xenia/cpu/frontend/test/bin/instr_mulli.bin delete mode 100644 src/xenia/cpu/frontend/test/bin/instr_mulli.dis delete mode 100644 src/xenia/cpu/frontend/test/bin/instr_mulli.map delete mode 100644 src/xenia/cpu/frontend/test/bin/instr_mullw.bin delete mode 100644 src/xenia/cpu/frontend/test/bin/instr_mullw.dis delete mode 100644 src/xenia/cpu/frontend/test/bin/instr_mullw.map delete mode 100644 src/xenia/cpu/frontend/test/bin/instr_neg.bin delete mode 100644 src/xenia/cpu/frontend/test/bin/instr_neg.dis delete mode 100644 src/xenia/cpu/frontend/test/bin/instr_neg.map delete mode 100644 src/xenia/cpu/frontend/test/bin/instr_nor.bin delete mode 100644 src/xenia/cpu/frontend/test/bin/instr_nor.dis delete mode 100644 src/xenia/cpu/frontend/test/bin/instr_nor.map delete mode 100644 src/xenia/cpu/frontend/test/bin/instr_ori.bin delete mode 100644 src/xenia/cpu/frontend/test/bin/instr_ori.dis delete mode 100644 src/xenia/cpu/frontend/test/bin/instr_ori.map delete mode 100644 src/xenia/cpu/frontend/test/bin/instr_rldicl.bin delete mode 100644 src/xenia/cpu/frontend/test/bin/instr_rldicl.dis delete mode 100644 src/xenia/cpu/frontend/test/bin/instr_rldicl.map delete mode 100644 src/xenia/cpu/frontend/test/bin/instr_rldicr.bin delete mode 100644 src/xenia/cpu/frontend/test/bin/instr_rldicr.dis delete mode 100644 src/xenia/cpu/frontend/test/bin/instr_rldicr.map delete mode 100644 src/xenia/cpu/frontend/test/bin/instr_rlwimi.bin delete mode 100644 src/xenia/cpu/frontend/test/bin/instr_rlwimi.dis delete mode 100644 src/xenia/cpu/frontend/test/bin/instr_rlwimi.map delete mode 100644 src/xenia/cpu/frontend/test/bin/instr_rlwinm.bin delete mode 100644 src/xenia/cpu/frontend/test/bin/instr_rlwinm.dis delete mode 100644 src/xenia/cpu/frontend/test/bin/instr_rlwinm.map delete mode 100644 src/xenia/cpu/frontend/test/bin/instr_rlwnm.bin delete mode 100644 src/xenia/cpu/frontend/test/bin/instr_rlwnm.dis delete mode 100644 src/xenia/cpu/frontend/test/bin/instr_rlwnm.map delete mode 100644 src/xenia/cpu/frontend/test/bin/instr_sld.bin delete mode 100644 src/xenia/cpu/frontend/test/bin/instr_sld.dis delete mode 100644 src/xenia/cpu/frontend/test/bin/instr_sld.map delete mode 100644 src/xenia/cpu/frontend/test/bin/instr_slw.bin delete mode 100644 src/xenia/cpu/frontend/test/bin/instr_slw.dis delete mode 100644 src/xenia/cpu/frontend/test/bin/instr_slw.map delete mode 100644 src/xenia/cpu/frontend/test/bin/instr_srad.bin delete mode 100644 src/xenia/cpu/frontend/test/bin/instr_srad.dis delete mode 100644 src/xenia/cpu/frontend/test/bin/instr_srad.map delete mode 100644 src/xenia/cpu/frontend/test/bin/instr_sradi.bin delete mode 100644 src/xenia/cpu/frontend/test/bin/instr_sradi.dis delete mode 100644 src/xenia/cpu/frontend/test/bin/instr_sradi.map delete mode 100644 src/xenia/cpu/frontend/test/bin/instr_sraw.bin delete mode 100644 src/xenia/cpu/frontend/test/bin/instr_sraw.dis delete mode 100644 src/xenia/cpu/frontend/test/bin/instr_sraw.map delete mode 100644 src/xenia/cpu/frontend/test/bin/instr_srawi.bin delete mode 100644 src/xenia/cpu/frontend/test/bin/instr_srawi.dis delete mode 100644 src/xenia/cpu/frontend/test/bin/instr_srawi.map delete mode 100644 src/xenia/cpu/frontend/test/bin/instr_srd.bin delete mode 100644 src/xenia/cpu/frontend/test/bin/instr_srd.dis delete mode 100644 src/xenia/cpu/frontend/test/bin/instr_srd.map delete mode 100644 src/xenia/cpu/frontend/test/bin/instr_srw.bin delete mode 100644 src/xenia/cpu/frontend/test/bin/instr_srw.dis delete mode 100644 src/xenia/cpu/frontend/test/bin/instr_srw.map delete mode 100644 src/xenia/cpu/frontend/test/bin/instr_stvew.bin delete mode 100644 src/xenia/cpu/frontend/test/bin/instr_stvew.dis delete mode 100644 src/xenia/cpu/frontend/test/bin/instr_stvew.map delete mode 100644 src/xenia/cpu/frontend/test/bin/instr_stvl.bin delete mode 100644 src/xenia/cpu/frontend/test/bin/instr_stvl.dis delete mode 100644 src/xenia/cpu/frontend/test/bin/instr_stvl.map delete mode 100644 src/xenia/cpu/frontend/test/bin/instr_stvr.bin delete mode 100644 src/xenia/cpu/frontend/test/bin/instr_stvr.dis delete mode 100644 src/xenia/cpu/frontend/test/bin/instr_stvr.map delete mode 100644 src/xenia/cpu/frontend/test/bin/instr_subf.bin delete mode 100644 src/xenia/cpu/frontend/test/bin/instr_subf.dis delete mode 100644 src/xenia/cpu/frontend/test/bin/instr_subf.map delete mode 100644 src/xenia/cpu/frontend/test/bin/instr_subfc.bin delete mode 100644 src/xenia/cpu/frontend/test/bin/instr_subfc.dis delete mode 100644 src/xenia/cpu/frontend/test/bin/instr_subfc.map delete mode 100644 src/xenia/cpu/frontend/test/bin/instr_subfe.bin delete mode 100644 src/xenia/cpu/frontend/test/bin/instr_subfe.dis delete mode 100644 src/xenia/cpu/frontend/test/bin/instr_subfe.map delete mode 100644 src/xenia/cpu/frontend/test/bin/instr_subfic.bin delete mode 100644 src/xenia/cpu/frontend/test/bin/instr_subfic.dis delete mode 100644 src/xenia/cpu/frontend/test/bin/instr_subfic.map delete mode 100644 src/xenia/cpu/frontend/test/bin/instr_subfme.bin delete mode 100644 src/xenia/cpu/frontend/test/bin/instr_subfme.dis delete mode 100644 src/xenia/cpu/frontend/test/bin/instr_subfme.map delete mode 100644 src/xenia/cpu/frontend/test/bin/instr_subfze.bin delete mode 100644 src/xenia/cpu/frontend/test/bin/instr_subfze.dis delete mode 100644 src/xenia/cpu/frontend/test/bin/instr_subfze.map delete mode 100644 src/xenia/cpu/frontend/test/bin/instr_vaddshs.bin delete mode 100644 src/xenia/cpu/frontend/test/bin/instr_vaddshs.dis delete mode 100644 src/xenia/cpu/frontend/test/bin/instr_vaddshs.map delete mode 100644 src/xenia/cpu/frontend/test/bin/instr_vadduhm.bin delete mode 100644 src/xenia/cpu/frontend/test/bin/instr_vadduhm.dis delete mode 100644 src/xenia/cpu/frontend/test/bin/instr_vadduhm.map delete mode 100644 src/xenia/cpu/frontend/test/bin/instr_vcfsx.bin delete mode 100644 src/xenia/cpu/frontend/test/bin/instr_vcfsx.dis delete mode 100644 src/xenia/cpu/frontend/test/bin/instr_vcfsx.map delete mode 100644 src/xenia/cpu/frontend/test/bin/instr_vcmpxxfp.bin delete mode 100644 src/xenia/cpu/frontend/test/bin/instr_vcmpxxfp.dis delete mode 100644 src/xenia/cpu/frontend/test/bin/instr_vcmpxxfp.map delete mode 100644 src/xenia/cpu/frontend/test/bin/instr_vctsxs.bin delete mode 100644 src/xenia/cpu/frontend/test/bin/instr_vctsxs.dis delete mode 100644 src/xenia/cpu/frontend/test/bin/instr_vctsxs.map delete mode 100644 src/xenia/cpu/frontend/test/bin/instr_vmrghb.bin delete mode 100644 src/xenia/cpu/frontend/test/bin/instr_vmrghb.dis delete mode 100644 src/xenia/cpu/frontend/test/bin/instr_vmrghb.map delete mode 100644 src/xenia/cpu/frontend/test/bin/instr_vmrghh.bin delete mode 100644 src/xenia/cpu/frontend/test/bin/instr_vmrghh.dis delete mode 100644 src/xenia/cpu/frontend/test/bin/instr_vmrghh.map delete mode 100644 src/xenia/cpu/frontend/test/bin/instr_vmrghw.bin delete mode 100644 src/xenia/cpu/frontend/test/bin/instr_vmrghw.dis delete mode 100644 src/xenia/cpu/frontend/test/bin/instr_vmrghw.map delete mode 100644 src/xenia/cpu/frontend/test/bin/instr_vmrglb.bin delete mode 100644 src/xenia/cpu/frontend/test/bin/instr_vmrglb.dis delete mode 100644 src/xenia/cpu/frontend/test/bin/instr_vmrglb.map delete mode 100644 src/xenia/cpu/frontend/test/bin/instr_vmrglh.bin delete mode 100644 src/xenia/cpu/frontend/test/bin/instr_vmrglh.dis delete mode 100644 src/xenia/cpu/frontend/test/bin/instr_vmrglh.map delete mode 100644 src/xenia/cpu/frontend/test/bin/instr_vmrglw.bin delete mode 100644 src/xenia/cpu/frontend/test/bin/instr_vmrglw.dis delete mode 100644 src/xenia/cpu/frontend/test/bin/instr_vmrglw.map delete mode 100644 src/xenia/cpu/frontend/test/bin/instr_vperm.bin delete mode 100644 src/xenia/cpu/frontend/test/bin/instr_vperm.dis delete mode 100644 src/xenia/cpu/frontend/test/bin/instr_vperm.map delete mode 100644 src/xenia/cpu/frontend/test/bin/instr_vpermwi128.bin delete mode 100644 src/xenia/cpu/frontend/test/bin/instr_vpermwi128.dis delete mode 100644 src/xenia/cpu/frontend/test/bin/instr_vpermwi128.map delete mode 100644 src/xenia/cpu/frontend/test/bin/instr_vpkd3d128.bin delete mode 100644 src/xenia/cpu/frontend/test/bin/instr_vpkd3d128.dis delete mode 100644 src/xenia/cpu/frontend/test/bin/instr_vpkd3d128.map delete mode 100644 src/xenia/cpu/frontend/test/bin/instr_vpkshss.bin delete mode 100644 src/xenia/cpu/frontend/test/bin/instr_vpkshss.dis delete mode 100644 src/xenia/cpu/frontend/test/bin/instr_vpkshss.map delete mode 100644 src/xenia/cpu/frontend/test/bin/instr_vpkswss.bin delete mode 100644 src/xenia/cpu/frontend/test/bin/instr_vpkswss.dis delete mode 100644 src/xenia/cpu/frontend/test/bin/instr_vpkswss.map delete mode 100644 src/xenia/cpu/frontend/test/bin/instr_vrfin.bin delete mode 100644 src/xenia/cpu/frontend/test/bin/instr_vrfin.dis delete mode 100644 src/xenia/cpu/frontend/test/bin/instr_vrfin.map delete mode 100644 src/xenia/cpu/frontend/test/bin/instr_vrlimi128.bin delete mode 100644 src/xenia/cpu/frontend/test/bin/instr_vrlimi128.dis delete mode 100644 src/xenia/cpu/frontend/test/bin/instr_vrlimi128.map delete mode 100644 src/xenia/cpu/frontend/test/bin/instr_vsel.bin delete mode 100644 src/xenia/cpu/frontend/test/bin/instr_vsel.dis delete mode 100644 src/xenia/cpu/frontend/test/bin/instr_vsel.map delete mode 100644 src/xenia/cpu/frontend/test/bin/instr_vslb.bin delete mode 100644 src/xenia/cpu/frontend/test/bin/instr_vslb.dis delete mode 100644 src/xenia/cpu/frontend/test/bin/instr_vslb.map delete mode 100644 src/xenia/cpu/frontend/test/bin/instr_vsldoi.bin delete mode 100644 src/xenia/cpu/frontend/test/bin/instr_vsldoi.dis delete mode 100644 src/xenia/cpu/frontend/test/bin/instr_vsldoi.map delete mode 100644 src/xenia/cpu/frontend/test/bin/instr_vslh.bin delete mode 100644 src/xenia/cpu/frontend/test/bin/instr_vslh.dis delete mode 100644 src/xenia/cpu/frontend/test/bin/instr_vslh.map delete mode 100644 src/xenia/cpu/frontend/test/bin/instr_vslw.bin delete mode 100644 src/xenia/cpu/frontend/test/bin/instr_vslw.dis delete mode 100644 src/xenia/cpu/frontend/test/bin/instr_vslw.map delete mode 100644 src/xenia/cpu/frontend/test/bin/instr_vspltb.bin delete mode 100644 src/xenia/cpu/frontend/test/bin/instr_vspltb.dis delete mode 100644 src/xenia/cpu/frontend/test/bin/instr_vspltb.map delete mode 100644 src/xenia/cpu/frontend/test/bin/instr_vsplth.bin delete mode 100644 src/xenia/cpu/frontend/test/bin/instr_vsplth.dis delete mode 100644 src/xenia/cpu/frontend/test/bin/instr_vsplth.map delete mode 100644 src/xenia/cpu/frontend/test/bin/instr_vspltisb.bin delete mode 100644 src/xenia/cpu/frontend/test/bin/instr_vspltisb.dis delete mode 100644 src/xenia/cpu/frontend/test/bin/instr_vspltisb.map delete mode 100644 src/xenia/cpu/frontend/test/bin/instr_vspltish.bin delete mode 100644 src/xenia/cpu/frontend/test/bin/instr_vspltish.dis delete mode 100644 src/xenia/cpu/frontend/test/bin/instr_vspltish.map delete mode 100644 src/xenia/cpu/frontend/test/bin/instr_vspltisw.bin delete mode 100644 src/xenia/cpu/frontend/test/bin/instr_vspltisw.dis delete mode 100644 src/xenia/cpu/frontend/test/bin/instr_vspltisw.map delete mode 100644 src/xenia/cpu/frontend/test/bin/instr_vspltw.bin delete mode 100644 src/xenia/cpu/frontend/test/bin/instr_vspltw.dis delete mode 100644 src/xenia/cpu/frontend/test/bin/instr_vspltw.map delete mode 100644 src/xenia/cpu/frontend/test/bin/instr_vsubshs.bin delete mode 100644 src/xenia/cpu/frontend/test/bin/instr_vsubshs.dis delete mode 100644 src/xenia/cpu/frontend/test/bin/instr_vsubshs.map delete mode 100644 src/xenia/cpu/frontend/test/bin/instr_vsubuhm.bin delete mode 100644 src/xenia/cpu/frontend/test/bin/instr_vsubuhm.dis delete mode 100644 src/xenia/cpu/frontend/test/bin/instr_vsubuhm.map delete mode 100644 src/xenia/cpu/frontend/test/bin/instr_vupkd3d128.bin delete mode 100644 src/xenia/cpu/frontend/test/bin/instr_vupkd3d128.dis delete mode 100644 src/xenia/cpu/frontend/test/bin/instr_vupkd3d128.map delete mode 100644 src/xenia/cpu/frontend/test/bin/instr_vupkhsh.bin delete mode 100644 src/xenia/cpu/frontend/test/bin/instr_vupkhsh.dis delete mode 100644 src/xenia/cpu/frontend/test/bin/instr_vupkhsh.map delete mode 100644 src/xenia/cpu/frontend/test/bin/instr_vupklsh.bin delete mode 100644 src/xenia/cpu/frontend/test/bin/instr_vupklsh.dis delete mode 100644 src/xenia/cpu/frontend/test/bin/instr_vupklsh.map diff --git a/.gitignore b/.gitignore index 8f68842de..4a0ad784a 100644 --- a/.gitignore +++ b/.gitignore @@ -96,6 +96,3 @@ third_party/binutils/powerpc-none-elf/ third_party/binutils/share/ third_party/binutils/binutils* third_party/vasm/ - -# Add back test bin: -!src/xenia/cpu/frontend/test/bin/ diff --git a/src/xenia/cpu/frontend/test/bin/instr_add.bin b/src/xenia/cpu/frontend/test/bin/instr_add.bin deleted file mode 100644 index 5bdd9dc6d12ff3e931004da2ee7ca542e7ca16a6..0000000000000000000000000000000000000000 GIT binary patch literal 0 HcmV?d00001 literal 228 zcmb+TpXw$&bC1{ i11^rN#)9Ghf4Ccv^kS-EU_=%}W&_PQ2Q=e3vKRodK};?H diff --git a/src/xenia/cpu/frontend/test/bin/instr_add.dis b/src/xenia/cpu/frontend/test/bin/instr_add.dis deleted file mode 100644 index b763e8f75..000000000 --- a/src/xenia/cpu/frontend/test/bin/instr_add.dis +++ /dev/null @@ -1,86 +0,0 @@ -Disassembly of section .text: - -0000000000100000 : - 100000: 7d 65 ca 14 add r11,r5,r25 - 100004: 4e 80 00 20 blr - -0000000000100008 : - 100008: 3c a0 00 10 lis r5,16 - 10000c: 3b 20 ff ff li r25,-1 - 100010: 7b 39 04 20 clrldi r25,r25,48 - 100014: 7d 65 ca 14 add r11,r5,r25 - 100018: 4e 80 00 20 blr - -000000000010001c : - 10001c: 7d 60 ca 14 add r11,r0,r25 - 100020: 4e 80 00 20 blr - -0000000000100024 : - 100024: 3c 00 00 10 lis r0,16 - 100028: 3b 20 ff ff li r25,-1 - 10002c: 7b 39 04 20 clrldi r25,r25,48 - 100030: 7d 60 ca 14 add r11,r0,r25 - 100034: 4e 80 00 20 blr - -0000000000100038 : - 100038: 7d 65 ca 15 add. r11,r5,r25 - 10003c: 7d 80 00 26 mfcr r12 - 100040: 4e 80 00 20 blr - -0000000000100044 : - 100044: 3c a0 00 10 lis r5,16 - 100048: 3b 20 ff ff li r25,-1 - 10004c: 7b 39 04 20 clrldi r25,r25,48 - 100050: 7d 65 ca 15 add. r11,r5,r25 - 100054: 7d 80 00 26 mfcr r12 - 100058: 4e 80 00 20 blr - -000000000010005c : - 10005c: 7d 60 ca 15 add. r11,r0,r25 - 100060: 7d 80 00 26 mfcr r12 - 100064: 4e 80 00 20 blr - -0000000000100068 : - 100068: 3c 00 00 10 lis r0,16 - 10006c: 3b 20 ff ff li r25,-1 - 100070: 7b 39 04 20 clrldi r25,r25,48 - 100074: 7d 60 ca 15 add. r11,r0,r25 - 100078: 7d 80 00 26 mfcr r12 - 10007c: 4e 80 00 20 blr - -0000000000100080 : - 100080: 7d 60 ca 15 add. r11,r0,r25 - 100084: 7d 80 00 26 mfcr r12 - 100088: 4e 80 00 20 blr - -000000000010008c : - 10008c: 38 00 ff ff li r0,-1 - 100090: 3b 20 ff ff li r25,-1 - 100094: 7b 39 04 20 clrldi r25,r25,48 - 100098: 7d 60 ca 15 add. r11,r0,r25 - 10009c: 7d 80 00 26 mfcr r12 - 1000a0: 4e 80 00 20 blr - -00000000001000a4 : - 1000a4: 7d 60 ca 15 add. r11,r0,r25 - 1000a8: 7d 80 00 26 mfcr r12 - 1000ac: 4e 80 00 20 blr - -00000000001000b0 : - 1000b0: 38 00 ff ff li r0,-1 - 1000b4: 3b 20 00 01 li r25,1 - 1000b8: 7d 60 ca 15 add. r11,r0,r25 - 1000bc: 7d 80 00 26 mfcr r12 - 1000c0: 4e 80 00 20 blr - -00000000001000c4 : - 1000c4: 7d 60 ca 15 add. r11,r0,r25 - 1000c8: 7d 80 00 26 mfcr r12 - 1000cc: 4e 80 00 20 blr - -00000000001000d0 : - 1000d0: 38 00 ff ce li r0,-50 - 1000d4: 3b 20 ff e7 li r25,-25 - 1000d8: 7d 60 ca 15 add. r11,r0,r25 - 1000dc: 7d 80 00 26 mfcr r12 - 1000e0: 4e 80 00 20 blr diff --git a/src/xenia/cpu/frontend/test/bin/instr_add.map b/src/xenia/cpu/frontend/test/bin/instr_add.map deleted file mode 100644 index 0e96bffac..000000000 --- a/src/xenia/cpu/frontend/test/bin/instr_add.map +++ /dev/null @@ -1,14 +0,0 @@ -0000000000000000 t test_add_1 -0000000000000008 t test_add_1_constant -000000000000001c t test_add_2 -0000000000000024 t test_add_2_constant -0000000000000038 t test_add_cr_1 -0000000000000044 t test_add_cr_1_constant -000000000000005c t test_add_cr_2 -0000000000000068 t test_add_cr_2_constant -0000000000000080 t test_add_cr_3 -000000000000008c t test_add_cr_3_constant -00000000000000a4 t test_add_cr_4 -00000000000000b0 t test_add_cr_4_constant -00000000000000c4 t test_add_cr_5 -00000000000000d0 t test_add_cr_5_constant diff --git a/src/xenia/cpu/frontend/test/bin/instr_addc.bin b/src/xenia/cpu/frontend/test/bin/instr_addc.bin deleted file mode 100644 index 698a4c6b2e04f15988d8841e21090c3c2ec6f33e..0000000000000000000000000000000000000000 GIT binary patch literal 0 HcmV?d00001 literal 404 zcmb: - 100000: 7c 64 28 14 addc r3,r4,r5 - 100004: 7c c0 01 14 adde r6,r0,r0 - 100008: 4e 80 00 20 blr - -000000000010000c : - 10000c: 38 80 00 01 li r4,1 - 100010: 38 a0 00 02 li r5,2 - 100014: 7c 64 28 14 addc r3,r4,r5 - 100018: 7c c0 01 14 adde r6,r0,r0 - 10001c: 4e 80 00 20 blr - -0000000000100020 : - 100020: 7c 64 28 14 addc r3,r4,r5 - 100024: 7c c0 01 14 adde r6,r0,r0 - 100028: 4e 80 00 20 blr - -000000000010002c : - 10002c: 38 80 ff ff li r4,-1 - 100030: 38 a0 00 00 li r5,0 - 100034: 7c 64 28 14 addc r3,r4,r5 - 100038: 7c c0 01 14 adde r6,r0,r0 - 10003c: 4e 80 00 20 blr - -0000000000100040 : - 100040: 7c 64 28 14 addc r3,r4,r5 - 100044: 7c c0 01 14 adde r6,r0,r0 - 100048: 4e 80 00 20 blr - -000000000010004c : - 10004c: 38 80 ff ff li r4,-1 - 100050: 38 a0 00 01 li r5,1 - 100054: 7c 64 28 14 addc r3,r4,r5 - 100058: 7c c0 01 14 adde r6,r0,r0 - 10005c: 4e 80 00 20 blr - -0000000000100060 : - 100060: 7c 64 28 14 addc r3,r4,r5 - 100064: 7c c0 01 14 adde r6,r0,r0 - 100068: 4e 80 00 20 blr - -000000000010006c : - 10006c: 38 80 ff ff li r4,-1 - 100070: 38 a0 00 7b li r5,123 - 100074: 7c 64 28 14 addc r3,r4,r5 - 100078: 7c c0 01 14 adde r6,r0,r0 - 10007c: 4e 80 00 20 blr - -0000000000100080 : - 100080: 7c 64 28 14 addc r3,r4,r5 - 100084: 7c c0 01 14 adde r6,r0,r0 - 100088: 4e 80 00 20 blr - -000000000010008c : - 10008c: 38 a0 ff ff li r5,-1 - 100090: 78 a4 f8 42 rldicl r4,r5,63,1 - 100094: 7c 64 28 14 addc r3,r4,r5 - 100098: 7c c0 01 14 adde r6,r0,r0 - 10009c: 4e 80 00 20 blr - -00000000001000a0 : - 1000a0: 7c 64 28 15 addc. r3,r4,r5 - 1000a4: 7c c0 01 14 adde r6,r0,r0 - 1000a8: 7d 80 00 26 mfcr r12 - 1000ac: 4e 80 00 20 blr - -00000000001000b0 : - 1000b0: 38 80 00 01 li r4,1 - 1000b4: 38 a0 00 02 li r5,2 - 1000b8: 7c 64 28 15 addc. r3,r4,r5 - 1000bc: 7c c0 01 14 adde r6,r0,r0 - 1000c0: 7d 80 00 26 mfcr r12 - 1000c4: 4e 80 00 20 blr - -00000000001000c8 : - 1000c8: 7c 64 28 15 addc. r3,r4,r5 - 1000cc: 7c c0 01 14 adde r6,r0,r0 - 1000d0: 7d 80 00 26 mfcr r12 - 1000d4: 4e 80 00 20 blr - -00000000001000d8 : - 1000d8: 38 80 ff ff li r4,-1 - 1000dc: 38 a0 00 00 li r5,0 - 1000e0: 7c 64 28 15 addc. r3,r4,r5 - 1000e4: 7c c0 01 14 adde r6,r0,r0 - 1000e8: 7d 80 00 26 mfcr r12 - 1000ec: 4e 80 00 20 blr - -00000000001000f0 : - 1000f0: 7c 64 28 15 addc. r3,r4,r5 - 1000f4: 7c c0 01 14 adde r6,r0,r0 - 1000f8: 7d 80 00 26 mfcr r12 - 1000fc: 4e 80 00 20 blr - -0000000000100100 : - 100100: 38 80 ff ff li r4,-1 - 100104: 38 a0 00 01 li r5,1 - 100108: 7c 64 28 15 addc. r3,r4,r5 - 10010c: 7c c0 01 14 adde r6,r0,r0 - 100110: 7d 80 00 26 mfcr r12 - 100114: 4e 80 00 20 blr - -0000000000100118 : - 100118: 7c 64 28 15 addc. r3,r4,r5 - 10011c: 7c c0 01 14 adde r6,r0,r0 - 100120: 7d 80 00 26 mfcr r12 - 100124: 4e 80 00 20 blr - -0000000000100128 : - 100128: 38 80 ff ff li r4,-1 - 10012c: 38 a0 00 7b li r5,123 - 100130: 7c 64 28 15 addc. r3,r4,r5 - 100134: 7c c0 01 14 adde r6,r0,r0 - 100138: 7d 80 00 26 mfcr r12 - 10013c: 4e 80 00 20 blr - -0000000000100140 : - 100140: 7c 64 28 15 addc. r3,r4,r5 - 100144: 7c c0 01 14 adde r6,r0,r0 - 100148: 7d 80 00 26 mfcr r12 - 10014c: 4e 80 00 20 blr - -0000000000100150 : - 100150: 38 a0 ff ff li r5,-1 - 100154: 78 a4 f8 42 rldicl r4,r5,63,1 - 100158: 7c 64 28 15 addc. r3,r4,r5 - 10015c: 7c c0 01 14 adde r6,r0,r0 - 100160: 7d 80 00 26 mfcr r12 - 100164: 4e 80 00 20 blr - -0000000000100168 : - 100168: 7c 64 28 15 addc. r3,r4,r5 - 10016c: 7c c0 01 14 adde r6,r0,r0 - 100170: 7d 80 00 26 mfcr r12 - 100174: 4e 80 00 20 blr - -0000000000100178 : - 100178: 38 80 ff ff li r4,-1 - 10017c: 78 84 f8 42 rldicl r4,r4,63,1 - 100180: 38 a0 00 02 li r5,2 - 100184: 7c 64 28 15 addc. r3,r4,r5 - 100188: 7c c0 01 14 adde r6,r0,r0 - 10018c: 7d 80 00 26 mfcr r12 - 100190: 4e 80 00 20 blr diff --git a/src/xenia/cpu/frontend/test/bin/instr_addc.map b/src/xenia/cpu/frontend/test/bin/instr_addc.map deleted file mode 100644 index b40c830af..000000000 --- a/src/xenia/cpu/frontend/test/bin/instr_addc.map +++ /dev/null @@ -1,22 +0,0 @@ -0000000000000000 t test_addc_1 -000000000000000c t test_addc_1_constant -0000000000000020 t test_addc_2 -000000000000002c t test_addc_2_constant -0000000000000040 t test_addc_3 -000000000000004c t test_addc_3_constant -0000000000000060 t test_addc_4 -000000000000006c t test_addc_4_constant -0000000000000080 t test_addc_5 -000000000000008c t test_addc_5_constant -00000000000000a0 t test_addc_cr_1 -00000000000000b0 t test_addc_cr_1_constant -00000000000000c8 t test_addc_cr_2 -00000000000000d8 t test_addc_cr_2_constant -00000000000000f0 t test_addc_cr_3 -0000000000000100 t test_addc_cr_3_constant -0000000000000118 t test_addc_cr_4 -0000000000000128 t test_addc_cr_4_constant -0000000000000140 t test_addc_cr_5 -0000000000000150 t test_addc_cr_5_constant -0000000000000168 t test_addc_cr_6 -0000000000000178 t test_addc_cr_6_constant diff --git a/src/xenia/cpu/frontend/test/bin/instr_adde.bin b/src/xenia/cpu/frontend/test/bin/instr_adde.bin deleted file mode 100644 index 1b29139bf24f83fe957944459b1afae0f66c1dcb..0000000000000000000000000000000000000000 GIT binary patch literal 0 HcmV?d00001 literal 1040 zcmb{U+rXfP7JnFWXzs_5#}S_x>VR&?5QByRD1I^I2-}M_zA??gVm8!XQ2b-6M-4X& gdAMEz>adv&k8|?vttJ#MSnY+S33BX(=_TM_0At-qGynhq diff --git a/src/xenia/cpu/frontend/test/bin/instr_adde.dis b/src/xenia/cpu/frontend/test/bin/instr_adde.dis deleted file mode 100644 index 367647069..000000000 --- a/src/xenia/cpu/frontend/test/bin/instr_adde.dis +++ /dev/null @@ -1,341 +0,0 @@ -Disassembly of section .text: - -0000000000100000 : - 100000: 7c 64 29 14 adde r3,r4,r5 - 100004: 7c c0 01 14 adde r6,r0,r0 - 100008: 4e 80 00 20 blr - -000000000010000c : - 10000c: 38 80 00 01 li r4,1 - 100010: 38 a0 00 02 li r5,2 - 100014: 7c 64 29 14 adde r3,r4,r5 - 100018: 7c c0 01 14 adde r6,r0,r0 - 10001c: 4e 80 00 20 blr - -0000000000100020 : - 100020: 7c 63 1a 78 xor r3,r3,r3 - 100024: 7c 63 18 f8 not r3,r3 - 100028: 30 63 00 01 addic r3,r3,1 - 10002c: 7c 64 29 14 adde r3,r4,r5 - 100030: 7c c0 01 14 adde r6,r0,r0 - 100034: 4e 80 00 20 blr - -0000000000100038 : - 100038: 38 80 00 01 li r4,1 - 10003c: 38 a0 00 02 li r5,2 - 100040: 7c 63 1a 78 xor r3,r3,r3 - 100044: 7c 63 18 f8 not r3,r3 - 100048: 30 63 00 01 addic r3,r3,1 - 10004c: 7c 64 29 14 adde r3,r4,r5 - 100050: 7c c0 01 14 adde r6,r0,r0 - 100054: 4e 80 00 20 blr - -0000000000100058 : - 100058: 7c 64 29 14 adde r3,r4,r5 - 10005c: 7c c0 01 14 adde r6,r0,r0 - 100060: 4e 80 00 20 blr - -0000000000100064 : - 100064: 38 80 ff ff li r4,-1 - 100068: 38 a0 00 00 li r5,0 - 10006c: 7c 64 29 14 adde r3,r4,r5 - 100070: 7c c0 01 14 adde r6,r0,r0 - 100074: 4e 80 00 20 blr - -0000000000100078 : - 100078: 7c 63 1a 78 xor r3,r3,r3 - 10007c: 7c 63 18 f8 not r3,r3 - 100080: 30 63 00 01 addic r3,r3,1 - 100084: 7c 64 29 14 adde r3,r4,r5 - 100088: 7c c0 01 14 adde r6,r0,r0 - 10008c: 4e 80 00 20 blr - -0000000000100090 : - 100090: 38 80 ff ff li r4,-1 - 100094: 38 a0 00 00 li r5,0 - 100098: 7c 63 1a 78 xor r3,r3,r3 - 10009c: 7c 63 18 f8 not r3,r3 - 1000a0: 30 63 00 01 addic r3,r3,1 - 1000a4: 7c 64 29 14 adde r3,r4,r5 - 1000a8: 7c c0 01 14 adde r6,r0,r0 - 1000ac: 4e 80 00 20 blr - -00000000001000b0 : - 1000b0: 7c 64 29 14 adde r3,r4,r5 - 1000b4: 7c c0 01 14 adde r6,r0,r0 - 1000b8: 4e 80 00 20 blr - -00000000001000bc : - 1000bc: 38 80 ff ff li r4,-1 - 1000c0: 38 a0 00 01 li r5,1 - 1000c4: 7c 64 29 14 adde r3,r4,r5 - 1000c8: 7c c0 01 14 adde r6,r0,r0 - 1000cc: 4e 80 00 20 blr - -00000000001000d0 : - 1000d0: 7c 63 1a 78 xor r3,r3,r3 - 1000d4: 7c 63 18 f8 not r3,r3 - 1000d8: 30 63 00 01 addic r3,r3,1 - 1000dc: 7c 64 29 14 adde r3,r4,r5 - 1000e0: 7c c0 01 14 adde r6,r0,r0 - 1000e4: 4e 80 00 20 blr - -00000000001000e8 : - 1000e8: 38 80 ff ff li r4,-1 - 1000ec: 38 a0 00 01 li r5,1 - 1000f0: 7c 63 1a 78 xor r3,r3,r3 - 1000f4: 7c 63 18 f8 not r3,r3 - 1000f8: 30 63 00 01 addic r3,r3,1 - 1000fc: 7c 64 29 14 adde r3,r4,r5 - 100100: 7c c0 01 14 adde r6,r0,r0 - 100104: 4e 80 00 20 blr - -0000000000100108 : - 100108: 7c 64 29 14 adde r3,r4,r5 - 10010c: 7c c0 01 14 adde r6,r0,r0 - 100110: 4e 80 00 20 blr - -0000000000100114 : - 100114: 38 80 ff ff li r4,-1 - 100118: 38 a0 00 7b li r5,123 - 10011c: 7c 64 29 14 adde r3,r4,r5 - 100120: 7c c0 01 14 adde r6,r0,r0 - 100124: 4e 80 00 20 blr - -0000000000100128 : - 100128: 7c 63 1a 78 xor r3,r3,r3 - 10012c: 7c 63 18 f8 not r3,r3 - 100130: 30 63 00 01 addic r3,r3,1 - 100134: 7c 64 29 14 adde r3,r4,r5 - 100138: 7c c0 01 14 adde r6,r0,r0 - 10013c: 4e 80 00 20 blr - -0000000000100140 : - 100140: 38 80 ff ff li r4,-1 - 100144: 38 a0 00 7b li r5,123 - 100148: 7c 63 1a 78 xor r3,r3,r3 - 10014c: 7c 63 18 f8 not r3,r3 - 100150: 30 63 00 01 addic r3,r3,1 - 100154: 7c 64 29 14 adde r3,r4,r5 - 100158: 7c c0 01 14 adde r6,r0,r0 - 10015c: 4e 80 00 20 blr - -0000000000100160 : - 100160: 7c 64 29 14 adde r3,r4,r5 - 100164: 7c c0 01 14 adde r6,r0,r0 - 100168: 4e 80 00 20 blr - -000000000010016c : - 10016c: 38 a0 ff ff li r5,-1 - 100170: 78 a4 f8 42 rldicl r4,r5,63,1 - 100174: 7c 64 29 14 adde r3,r4,r5 - 100178: 7c c0 01 14 adde r6,r0,r0 - 10017c: 4e 80 00 20 blr - -0000000000100180 : - 100180: 7c 63 1a 78 xor r3,r3,r3 - 100184: 7c 63 18 f8 not r3,r3 - 100188: 30 63 00 01 addic r3,r3,1 - 10018c: 7c 64 29 14 adde r3,r4,r5 - 100190: 7c c0 01 14 adde r6,r0,r0 - 100194: 4e 80 00 20 blr - -0000000000100198 : - 100198: 38 a0 ff ff li r5,-1 - 10019c: 78 a4 f8 42 rldicl r4,r5,63,1 - 1001a0: 7c 63 1a 78 xor r3,r3,r3 - 1001a4: 7c 63 18 f8 not r3,r3 - 1001a8: 30 63 00 01 addic r3,r3,1 - 1001ac: 7c 64 29 14 adde r3,r4,r5 - 1001b0: 7c c0 01 14 adde r6,r0,r0 - 1001b4: 4e 80 00 20 blr - -00000000001001b8 : - 1001b8: 7c 64 29 15 adde. r3,r4,r5 - 1001bc: 7d 60 00 26 mfcr r11 - 1001c0: 7c c0 01 15 adde. r6,r0,r0 - 1001c4: 7d 80 00 26 mfcr r12 - 1001c8: 4e 80 00 20 blr - -00000000001001cc : - 1001cc: 38 80 00 01 li r4,1 - 1001d0: 38 a0 00 02 li r5,2 - 1001d4: 7c 64 29 15 adde. r3,r4,r5 - 1001d8: 7d 60 00 26 mfcr r11 - 1001dc: 7c c0 01 15 adde. r6,r0,r0 - 1001e0: 7d 80 00 26 mfcr r12 - 1001e4: 4e 80 00 20 blr - -00000000001001e8 : - 1001e8: 7c 63 1a 78 xor r3,r3,r3 - 1001ec: 7c 63 18 f8 not r3,r3 - 1001f0: 30 63 00 01 addic r3,r3,1 - 1001f4: 7c 64 29 15 adde. r3,r4,r5 - 1001f8: 7d 60 00 26 mfcr r11 - 1001fc: 7c c0 01 15 adde. r6,r0,r0 - 100200: 7d 80 00 26 mfcr r12 - 100204: 4e 80 00 20 blr - -0000000000100208 : - 100208: 38 80 00 01 li r4,1 - 10020c: 38 a0 00 02 li r5,2 - 100210: 7c 63 1a 78 xor r3,r3,r3 - 100214: 7c 63 18 f8 not r3,r3 - 100218: 30 63 00 01 addic r3,r3,1 - 10021c: 7c 64 29 15 adde. r3,r4,r5 - 100220: 7d 60 00 26 mfcr r11 - 100224: 7c c0 01 15 adde. r6,r0,r0 - 100228: 7d 80 00 26 mfcr r12 - 10022c: 4e 80 00 20 blr - -0000000000100230 : - 100230: 7c 64 29 15 adde. r3,r4,r5 - 100234: 7d 60 00 26 mfcr r11 - 100238: 7c c0 01 15 adde. r6,r0,r0 - 10023c: 7d 80 00 26 mfcr r12 - 100240: 4e 80 00 20 blr - -0000000000100244 : - 100244: 38 80 ff ff li r4,-1 - 100248: 38 a0 00 00 li r5,0 - 10024c: 7c 64 29 15 adde. r3,r4,r5 - 100250: 7d 60 00 26 mfcr r11 - 100254: 7c c0 01 15 adde. r6,r0,r0 - 100258: 7d 80 00 26 mfcr r12 - 10025c: 4e 80 00 20 blr - -0000000000100260 : - 100260: 7c 63 1a 78 xor r3,r3,r3 - 100264: 7c 63 18 f8 not r3,r3 - 100268: 30 63 00 01 addic r3,r3,1 - 10026c: 7c 64 29 15 adde. r3,r4,r5 - 100270: 7d 60 00 26 mfcr r11 - 100274: 7c c0 01 15 adde. r6,r0,r0 - 100278: 7d 80 00 26 mfcr r12 - 10027c: 4e 80 00 20 blr - -0000000000100280 : - 100280: 38 80 ff ff li r4,-1 - 100284: 38 a0 00 00 li r5,0 - 100288: 7c 63 1a 78 xor r3,r3,r3 - 10028c: 7c 63 18 f8 not r3,r3 - 100290: 30 63 00 01 addic r3,r3,1 - 100294: 7c 64 29 15 adde. r3,r4,r5 - 100298: 7d 60 00 26 mfcr r11 - 10029c: 7c c0 01 15 adde. r6,r0,r0 - 1002a0: 7d 80 00 26 mfcr r12 - 1002a4: 4e 80 00 20 blr - -00000000001002a8 : - 1002a8: 7c 64 29 15 adde. r3,r4,r5 - 1002ac: 7d 60 00 26 mfcr r11 - 1002b0: 7c c0 01 15 adde. r6,r0,r0 - 1002b4: 7d 80 00 26 mfcr r12 - 1002b8: 4e 80 00 20 blr - -00000000001002bc : - 1002bc: 38 80 ff ff li r4,-1 - 1002c0: 38 a0 00 01 li r5,1 - 1002c4: 7c 64 29 15 adde. r3,r4,r5 - 1002c8: 7d 60 00 26 mfcr r11 - 1002cc: 7c c0 01 15 adde. r6,r0,r0 - 1002d0: 7d 80 00 26 mfcr r12 - 1002d4: 4e 80 00 20 blr - -00000000001002d8 : - 1002d8: 7c 63 1a 78 xor r3,r3,r3 - 1002dc: 7c 63 18 f8 not r3,r3 - 1002e0: 30 63 00 01 addic r3,r3,1 - 1002e4: 7c 64 29 15 adde. r3,r4,r5 - 1002e8: 7d 60 00 26 mfcr r11 - 1002ec: 7c c0 01 15 adde. r6,r0,r0 - 1002f0: 7d 80 00 26 mfcr r12 - 1002f4: 4e 80 00 20 blr - -00000000001002f8 : - 1002f8: 38 80 ff ff li r4,-1 - 1002fc: 38 a0 00 01 li r5,1 - 100300: 7c 63 1a 78 xor r3,r3,r3 - 100304: 7c 63 18 f8 not r3,r3 - 100308: 30 63 00 01 addic r3,r3,1 - 10030c: 7c 64 29 15 adde. r3,r4,r5 - 100310: 7d 60 00 26 mfcr r11 - 100314: 7c c0 01 15 adde. r6,r0,r0 - 100318: 7d 80 00 26 mfcr r12 - 10031c: 4e 80 00 20 blr - -0000000000100320 : - 100320: 7c 64 29 15 adde. r3,r4,r5 - 100324: 7d 60 00 26 mfcr r11 - 100328: 7c c0 01 15 adde. r6,r0,r0 - 10032c: 7d 80 00 26 mfcr r12 - 100330: 4e 80 00 20 blr - -0000000000100334 : - 100334: 38 80 ff ff li r4,-1 - 100338: 38 a0 00 7b li r5,123 - 10033c: 7c 64 29 15 adde. r3,r4,r5 - 100340: 7d 60 00 26 mfcr r11 - 100344: 7c c0 01 15 adde. r6,r0,r0 - 100348: 7d 80 00 26 mfcr r12 - 10034c: 4e 80 00 20 blr - -0000000000100350 : - 100350: 7c 63 1a 78 xor r3,r3,r3 - 100354: 7c 63 18 f8 not r3,r3 - 100358: 30 63 00 01 addic r3,r3,1 - 10035c: 7c 64 29 15 adde. r3,r4,r5 - 100360: 7d 60 00 26 mfcr r11 - 100364: 7c c0 01 15 adde. r6,r0,r0 - 100368: 7d 80 00 26 mfcr r12 - 10036c: 4e 80 00 20 blr - -0000000000100370 : - 100370: 38 80 ff ff li r4,-1 - 100374: 38 a0 00 7b li r5,123 - 100378: 7c 63 1a 78 xor r3,r3,r3 - 10037c: 7c 63 18 f8 not r3,r3 - 100380: 30 63 00 01 addic r3,r3,1 - 100384: 7c 64 29 15 adde. r3,r4,r5 - 100388: 7d 60 00 26 mfcr r11 - 10038c: 7c c0 01 15 adde. r6,r0,r0 - 100390: 7d 80 00 26 mfcr r12 - 100394: 4e 80 00 20 blr - -0000000000100398 : - 100398: 7c 64 29 15 adde. r3,r4,r5 - 10039c: 7d 60 00 26 mfcr r11 - 1003a0: 7c c0 01 15 adde. r6,r0,r0 - 1003a4: 7d 80 00 26 mfcr r12 - 1003a8: 4e 80 00 20 blr - -00000000001003ac : - 1003ac: 38 a0 ff ff li r5,-1 - 1003b0: 78 a4 f8 42 rldicl r4,r5,63,1 - 1003b4: 7c 64 29 15 adde. r3,r4,r5 - 1003b8: 7d 60 00 26 mfcr r11 - 1003bc: 7c c0 01 15 adde. r6,r0,r0 - 1003c0: 7d 80 00 26 mfcr r12 - 1003c4: 4e 80 00 20 blr - -00000000001003c8 : - 1003c8: 7c 63 1a 78 xor r3,r3,r3 - 1003cc: 7c 63 18 f8 not r3,r3 - 1003d0: 30 63 00 01 addic r3,r3,1 - 1003d4: 7c 64 29 15 adde. r3,r4,r5 - 1003d8: 7d 60 00 26 mfcr r11 - 1003dc: 7c c0 01 15 adde. r6,r0,r0 - 1003e0: 7d 80 00 26 mfcr r12 - 1003e4: 4e 80 00 20 blr - -00000000001003e8 : - 1003e8: 38 a0 ff ff li r5,-1 - 1003ec: 78 a4 f8 42 rldicl r4,r5,63,1 - 1003f0: 7c 63 1a 78 xor r3,r3,r3 - 1003f4: 7c 63 18 f8 not r3,r3 - 1003f8: 30 63 00 01 addic r3,r3,1 - 1003fc: 7c 64 29 15 adde. r3,r4,r5 - 100400: 7d 60 00 26 mfcr r11 - 100404: 7c c0 01 15 adde. r6,r0,r0 - 100408: 7d 80 00 26 mfcr r12 - 10040c: 4e 80 00 20 blr diff --git a/src/xenia/cpu/frontend/test/bin/instr_adde.map b/src/xenia/cpu/frontend/test/bin/instr_adde.map deleted file mode 100644 index d8725a623..000000000 --- a/src/xenia/cpu/frontend/test/bin/instr_adde.map +++ /dev/null @@ -1,40 +0,0 @@ -0000000000000000 t test_adde_1 -000000000000000c t test_adde_1_constant -0000000000000020 t test_adde_2 -0000000000000038 t test_adde_2_constant -0000000000000058 t test_adde_3 -0000000000000064 t test_adde_3_constant -0000000000000078 t test_adde_4 -0000000000000090 t test_adde_4_constant -00000000000000b0 t test_adde_5 -00000000000000bc t test_adde_5_constant -00000000000000d0 t test_adde_6 -00000000000000e8 t test_adde_6_constant -0000000000000108 t test_adde_7 -0000000000000114 t test_adde_7_constant -0000000000000128 t test_adde_8 -0000000000000140 t test_adde_8_constant -0000000000000160 t test_adde_9 -000000000000016c t test_adde_9_constant -0000000000000180 t test_adde_10 -0000000000000198 t test_adde_10_constant -00000000000001b8 t test_adde_cr_1 -00000000000001cc t test_adde_cr_1_constant -00000000000001e8 t test_adde_cr_2 -0000000000000208 t test_adde_cr_2_constant -0000000000000230 t test_adde_cr_3 -0000000000000244 t test_adde_cr_3_constant -0000000000000260 t test_adde_cr_4 -0000000000000280 t test_adde_cr_4_constant -00000000000002a8 t test_adde_cr_5 -00000000000002bc t test_adde_cr_5_constant -00000000000002d8 t test_adde_cr_6 -00000000000002f8 t test_adde_cr_6_constant -0000000000000320 t test_adde_cr_7 -0000000000000334 t test_adde_cr_7_constant -0000000000000350 t test_adde_cr_8 -0000000000000370 t test_adde_cr_8_constant -0000000000000398 t test_adde_cr_9 -00000000000003ac t test_adde_cr_9_constant -00000000000003c8 t test_adde_cr_10 -00000000000003e8 t test_adde_cr_10_constant diff --git a/src/xenia/cpu/frontend/test/bin/instr_addic.bin b/src/xenia/cpu/frontend/test/bin/instr_addic.bin deleted file mode 100644 index 905d392a0f7aae4bbfcaea00053d2251d68ac19e..0000000000000000000000000000000000000000 GIT binary patch literal 0 HcmV?d00001 literal 128 zcmXqLVPLE|z$oI^z@T8!z`$sL#7AaZH2nXM%r}9mt8HLVgXu*VL+69cKo: - 100000: 30 84 00 01 addic r4,r4,1 - 100004: 7c c0 01 14 adde r6,r0,r0 - 100008: 4e 80 00 20 blr - -000000000010000c : - 10000c: 38 80 00 01 li r4,1 - 100010: 30 84 00 01 addic r4,r4,1 - 100014: 7c c0 01 14 adde r6,r0,r0 - 100018: 4e 80 00 20 blr - -000000000010001c : - 10001c: 30 84 00 01 addic r4,r4,1 - 100020: 7c c0 01 14 adde r6,r0,r0 - 100024: 4e 80 00 20 blr - -0000000000100028 : - 100028: 38 80 ff ff li r4,-1 - 10002c: 30 84 00 01 addic r4,r4,1 - 100030: 7c c0 01 14 adde r6,r0,r0 - 100034: 4e 80 00 20 blr - -0000000000100038 : - 100038: 34 84 00 01 addic. r4,r4,1 - 10003c: 7c c0 01 14 adde r6,r0,r0 - 100040: 7d 80 00 26 mfcr r12 - 100044: 4e 80 00 20 blr - -0000000000100048 : - 100048: 38 80 00 01 li r4,1 - 10004c: 34 84 00 01 addic. r4,r4,1 - 100050: 7c c0 01 14 adde r6,r0,r0 - 100054: 7d 80 00 26 mfcr r12 - 100058: 4e 80 00 20 blr - -000000000010005c : - 10005c: 34 84 00 01 addic. r4,r4,1 - 100060: 7c c0 01 14 adde r6,r0,r0 - 100064: 7d 80 00 26 mfcr r12 - 100068: 4e 80 00 20 blr - -000000000010006c : - 10006c: 38 80 ff ff li r4,-1 - 100070: 34 84 00 01 addic. r4,r4,1 - 100074: 7c c0 01 14 adde r6,r0,r0 - 100078: 7d 80 00 26 mfcr r12 - 10007c: 4e 80 00 20 blr diff --git a/src/xenia/cpu/frontend/test/bin/instr_addic.map b/src/xenia/cpu/frontend/test/bin/instr_addic.map deleted file mode 100644 index 488a3185f..000000000 --- a/src/xenia/cpu/frontend/test/bin/instr_addic.map +++ /dev/null @@ -1,8 +0,0 @@ -0000000000000000 t test_addic_1 -000000000000000c t test_addic_1_constant -000000000000001c t test_addic_2 -0000000000000028 t test_addic_2_constant -0000000000000038 t test_addic_cr_1 -0000000000000048 t test_addic_cr_1_constant -000000000000005c t test_addic_cr_2 -000000000000006c t test_addic_cr_2_constant diff --git a/src/xenia/cpu/frontend/test/bin/instr_addis.bin b/src/xenia/cpu/frontend/test/bin/instr_addis.bin deleted file mode 100644 index 1bff48598063e4f7553d9807c08d150bdbf542fe..0000000000000000000000000000000000000000 GIT binary patch literal 0 HcmV?d00001 literal 112 zcmcCXU|{rXU{J7NV7X+`z`$q&<=dn{#T$U)3xMKKK1?2@9>%sw`2Qbf28?Z!0u_Vn GhwuRn%^)NI diff --git a/src/xenia/cpu/frontend/test/bin/instr_addis.dis b/src/xenia/cpu/frontend/test/bin/instr_addis.dis deleted file mode 100644 index 374a527b8..000000000 --- a/src/xenia/cpu/frontend/test/bin/instr_addis.dis +++ /dev/null @@ -1,49 +0,0 @@ -Disassembly of section .text: - -0000000000100000 : - 100000: 3c 60 00 01 lis r3,1 - 100004: 4e 80 00 20 blr - -0000000000100008 : - 100008: 38 00 04 d2 li r0,1234 - 10000c: 38 80 00 01 li r4,1 - 100010: 3c 60 00 01 lis r3,1 - 100014: 4e 80 00 20 blr - -0000000000100018 : - 100018: 3c 64 00 01 addis r3,r4,1 - 10001c: 4e 80 00 20 blr - -0000000000100020 : - 100020: 38 80 04 d2 li r4,1234 - 100024: 38 a0 00 01 li r5,1 - 100028: 3c 64 00 01 addis r3,r4,1 - 10002c: 4e 80 00 20 blr - -0000000000100030 : - 100030: 3c 60 00 01 lis r3,1 - 100034: 4e 80 00 20 blr - -0000000000100038 : - 100038: 38 00 04 d2 li r0,1234 - 10003c: 3c 60 00 01 lis r3,1 - 100040: 4e 80 00 20 blr - -0000000000100044 : - 100044: 3c 60 ff ff lis r3,-1 - 100048: 4e 80 00 20 blr - -000000000010004c : - 10004c: 38 00 04 d2 li r0,1234 - 100050: 3c 60 ff ff lis r3,-1 - 100054: 4e 80 00 20 blr - -0000000000100058 : - 100058: 3c 64 ff ff addis r3,r4,-1 - 10005c: 4e 80 00 20 blr - -0000000000100060 : - 100060: 38 80 04 d2 li r4,1234 - 100064: 38 a0 00 01 li r5,1 - 100068: 3c 64 ff ff addis r3,r4,-1 - 10006c: 4e 80 00 20 blr diff --git a/src/xenia/cpu/frontend/test/bin/instr_addis.map b/src/xenia/cpu/frontend/test/bin/instr_addis.map deleted file mode 100644 index fce587749..000000000 --- a/src/xenia/cpu/frontend/test/bin/instr_addis.map +++ /dev/null @@ -1,10 +0,0 @@ -0000000000000000 t test_addis_1 -0000000000000008 t test_addis_1_constant -0000000000000018 t test_addis_2 -0000000000000020 t test_addis_2_constant -0000000000000030 t test_lis_1 -0000000000000038 t test_lis_1_constant -0000000000000044 t test_lis_2 -000000000000004c t test_lis_2_constant -0000000000000058 t test_subis_1 -0000000000000060 t test_subis_1_constant diff --git a/src/xenia/cpu/frontend/test/bin/instr_addme.bin b/src/xenia/cpu/frontend/test/bin/instr_addme.bin deleted file mode 100644 index b94b5999cf4f68a8ec25c96e2e598aa3e0d9f26d..0000000000000000000000000000000000000000 GIT binary patch literal 0 HcmV?d00001 literal 704 zcmbc}RZ){H@xve)RUE7iha9qgpgJC8J|6RUaLFO- zw`lnPADNF!4_F;>?qeX%JO&0_b^-NY1%+R21A`h;7@~-w=|z#l5|$|PSj-27DXJP& kzoN*2;{cC5x>?XLMll1w`+;#nlKH@}B+dQkVUOZA0LotDtpET3 diff --git a/src/xenia/cpu/frontend/test/bin/instr_addme.dis b/src/xenia/cpu/frontend/test/bin/instr_addme.dis deleted file mode 100644 index 3bdcf1920..000000000 --- a/src/xenia/cpu/frontend/test/bin/instr_addme.dis +++ /dev/null @@ -1,241 +0,0 @@ -Disassembly of section .text: - -0000000000100000 : - 100000: 7c 64 01 d4 addme r3,r4 - 100004: 7c c0 01 14 adde r6,r0,r0 - 100008: 4e 80 00 20 blr - -000000000010000c : - 10000c: 38 80 00 01 li r4,1 - 100010: 7c 64 01 d4 addme r3,r4 - 100014: 7c c0 01 14 adde r6,r0,r0 - 100018: 4e 80 00 20 blr - -000000000010001c : - 10001c: 7c 63 1a 78 xor r3,r3,r3 - 100020: 7c 63 18 f8 not r3,r3 - 100024: 30 63 00 01 addic r3,r3,1 - 100028: 7c 64 01 d4 addme r3,r4 - 10002c: 7c c0 01 14 adde r6,r0,r0 - 100030: 4e 80 00 20 blr - -0000000000100034 : - 100034: 38 80 00 01 li r4,1 - 100038: 7c 63 1a 78 xor r3,r3,r3 - 10003c: 7c 63 18 f8 not r3,r3 - 100040: 30 63 00 01 addic r3,r3,1 - 100044: 7c 64 01 d4 addme r3,r4 - 100048: 7c c0 01 14 adde r6,r0,r0 - 10004c: 4e 80 00 20 blr - -0000000000100050 : - 100050: 7c 64 01 d4 addme r3,r4 - 100054: 7c c0 01 14 adde r6,r0,r0 - 100058: 4e 80 00 20 blr - -000000000010005c : - 10005c: 38 80 00 0c li r4,12 - 100060: 7c 64 01 d4 addme r3,r4 - 100064: 7c c0 01 14 adde r6,r0,r0 - 100068: 4e 80 00 20 blr - -000000000010006c : - 10006c: 7c 63 1a 78 xor r3,r3,r3 - 100070: 7c 63 18 f8 not r3,r3 - 100074: 30 63 00 01 addic r3,r3,1 - 100078: 7c 64 01 d4 addme r3,r4 - 10007c: 7c c0 01 14 adde r6,r0,r0 - 100080: 4e 80 00 20 blr - -0000000000100084 : - 100084: 38 80 00 0c li r4,12 - 100088: 7c 63 1a 78 xor r3,r3,r3 - 10008c: 7c 63 18 f8 not r3,r3 - 100090: 30 63 00 01 addic r3,r3,1 - 100094: 7c 64 01 d4 addme r3,r4 - 100098: 7c c0 01 14 adde r6,r0,r0 - 10009c: 4e 80 00 20 blr - -00000000001000a0 : - 1000a0: 7c 64 01 d4 addme r3,r4 - 1000a4: 7c c0 01 14 adde r6,r0,r0 - 1000a8: 4e 80 00 20 blr - -00000000001000ac : - 1000ac: 38 80 ff ff li r4,-1 - 1000b0: 7c 64 01 d4 addme r3,r4 - 1000b4: 7c c0 01 14 adde r6,r0,r0 - 1000b8: 4e 80 00 20 blr - -00000000001000bc : - 1000bc: 7c 63 1a 78 xor r3,r3,r3 - 1000c0: 7c 63 18 f8 not r3,r3 - 1000c4: 30 63 00 01 addic r3,r3,1 - 1000c8: 7c 64 01 d4 addme r3,r4 - 1000cc: 7c c0 01 14 adde r6,r0,r0 - 1000d0: 4e 80 00 20 blr - -00000000001000d4 : - 1000d4: 38 80 ff ff li r4,-1 - 1000d8: 7c 63 1a 78 xor r3,r3,r3 - 1000dc: 7c 63 18 f8 not r3,r3 - 1000e0: 30 63 00 01 addic r3,r3,1 - 1000e4: 7c 64 01 d4 addme r3,r4 - 1000e8: 7c c0 01 14 adde r6,r0,r0 - 1000ec: 4e 80 00 20 blr - -00000000001000f0 : - 1000f0: 7c 64 01 d4 addme r3,r4 - 1000f4: 7c c0 01 14 adde r6,r0,r0 - 1000f8: 4e 80 00 20 blr - -00000000001000fc : - 1000fc: 38 80 00 00 li r4,0 - 100100: 7c 64 01 d4 addme r3,r4 - 100104: 7c c0 01 14 adde r6,r0,r0 - 100108: 4e 80 00 20 blr - -000000000010010c : - 10010c: 7c 63 1a 78 xor r3,r3,r3 - 100110: 7c 63 18 f8 not r3,r3 - 100114: 30 63 00 01 addic r3,r3,1 - 100118: 7c 64 01 d4 addme r3,r4 - 10011c: 7c c0 01 14 adde r6,r0,r0 - 100120: 4e 80 00 20 blr - -0000000000100124 : - 100124: 38 80 00 00 li r4,0 - 100128: 7c 63 1a 78 xor r3,r3,r3 - 10012c: 7c 63 18 f8 not r3,r3 - 100130: 30 63 00 01 addic r3,r3,1 - 100134: 7c 64 01 d4 addme r3,r4 - 100138: 7c c0 01 14 adde r6,r0,r0 - 10013c: 4e 80 00 20 blr - -0000000000100140 : - 100140: 7c 64 01 d5 addme. r3,r4 - 100144: 7c c0 01 14 adde r6,r0,r0 - 100148: 7d 80 00 26 mfcr r12 - 10014c: 4e 80 00 20 blr - -0000000000100150 : - 100150: 38 80 00 01 li r4,1 - 100154: 7c 64 01 d5 addme. r3,r4 - 100158: 7c c0 01 14 adde r6,r0,r0 - 10015c: 7d 80 00 26 mfcr r12 - 100160: 4e 80 00 20 blr - -0000000000100164 : - 100164: 7c 63 1a 78 xor r3,r3,r3 - 100168: 7c 63 18 f8 not r3,r3 - 10016c: 30 63 00 01 addic r3,r3,1 - 100170: 7c 64 01 d5 addme. r3,r4 - 100174: 7c c0 01 14 adde r6,r0,r0 - 100178: 7d 80 00 26 mfcr r12 - 10017c: 4e 80 00 20 blr - -0000000000100180 : - 100180: 38 80 00 01 li r4,1 - 100184: 7c 63 1a 78 xor r3,r3,r3 - 100188: 7c 63 18 f8 not r3,r3 - 10018c: 30 63 00 01 addic r3,r3,1 - 100190: 7c 64 01 d5 addme. r3,r4 - 100194: 7c c0 01 14 adde r6,r0,r0 - 100198: 7d 80 00 26 mfcr r12 - 10019c: 4e 80 00 20 blr - -00000000001001a0 : - 1001a0: 7c 64 01 d5 addme. r3,r4 - 1001a4: 7c c0 01 14 adde r6,r0,r0 - 1001a8: 7d 80 00 26 mfcr r12 - 1001ac: 4e 80 00 20 blr - -00000000001001b0 : - 1001b0: 38 80 00 0c li r4,12 - 1001b4: 7c 64 01 d5 addme. r3,r4 - 1001b8: 7c c0 01 14 adde r6,r0,r0 - 1001bc: 7d 80 00 26 mfcr r12 - 1001c0: 4e 80 00 20 blr - -00000000001001c4 : - 1001c4: 7c 63 1a 78 xor r3,r3,r3 - 1001c8: 7c 63 18 f8 not r3,r3 - 1001cc: 30 63 00 01 addic r3,r3,1 - 1001d0: 7c 64 01 d5 addme. r3,r4 - 1001d4: 7c c0 01 14 adde r6,r0,r0 - 1001d8: 7d 80 00 26 mfcr r12 - 1001dc: 4e 80 00 20 blr - -00000000001001e0 : - 1001e0: 38 80 00 0c li r4,12 - 1001e4: 7c 63 1a 78 xor r3,r3,r3 - 1001e8: 7c 63 18 f8 not r3,r3 - 1001ec: 30 63 00 01 addic r3,r3,1 - 1001f0: 7c 64 01 d5 addme. r3,r4 - 1001f4: 7c c0 01 14 adde r6,r0,r0 - 1001f8: 7d 80 00 26 mfcr r12 - 1001fc: 4e 80 00 20 blr - -0000000000100200 : - 100200: 7c 64 01 d5 addme. r3,r4 - 100204: 7c c0 01 14 adde r6,r0,r0 - 100208: 7d 80 00 26 mfcr r12 - 10020c: 4e 80 00 20 blr - -0000000000100210 : - 100210: 38 80 ff ff li r4,-1 - 100214: 7c 64 01 d5 addme. r3,r4 - 100218: 7c c0 01 14 adde r6,r0,r0 - 10021c: 7d 80 00 26 mfcr r12 - 100220: 4e 80 00 20 blr - -0000000000100224 : - 100224: 7c 63 1a 78 xor r3,r3,r3 - 100228: 7c 63 18 f8 not r3,r3 - 10022c: 30 63 00 01 addic r3,r3,1 - 100230: 7c 64 01 d5 addme. r3,r4 - 100234: 7c c0 01 14 adde r6,r0,r0 - 100238: 7d 80 00 26 mfcr r12 - 10023c: 4e 80 00 20 blr - -0000000000100240 : - 100240: 38 80 ff ff li r4,-1 - 100244: 7c 63 1a 78 xor r3,r3,r3 - 100248: 7c 63 18 f8 not r3,r3 - 10024c: 30 63 00 01 addic r3,r3,1 - 100250: 7c 64 01 d5 addme. r3,r4 - 100254: 7c c0 01 14 adde r6,r0,r0 - 100258: 7d 80 00 26 mfcr r12 - 10025c: 4e 80 00 20 blr - -0000000000100260 : - 100260: 7c 64 01 d5 addme. r3,r4 - 100264: 7c c0 01 14 adde r6,r0,r0 - 100268: 7d 80 00 26 mfcr r12 - 10026c: 4e 80 00 20 blr - -0000000000100270 : - 100270: 38 80 00 00 li r4,0 - 100274: 7c 64 01 d5 addme. r3,r4 - 100278: 7c c0 01 14 adde r6,r0,r0 - 10027c: 7d 80 00 26 mfcr r12 - 100280: 4e 80 00 20 blr - -0000000000100284 : - 100284: 7c 63 1a 78 xor r3,r3,r3 - 100288: 7c 63 18 f8 not r3,r3 - 10028c: 30 63 00 01 addic r3,r3,1 - 100290: 7c 64 01 d5 addme. r3,r4 - 100294: 7c c0 01 14 adde r6,r0,r0 - 100298: 7d 80 00 26 mfcr r12 - 10029c: 4e 80 00 20 blr - -00000000001002a0 : - 1002a0: 38 80 00 00 li r4,0 - 1002a4: 7c 63 1a 78 xor r3,r3,r3 - 1002a8: 7c 63 18 f8 not r3,r3 - 1002ac: 30 63 00 01 addic r3,r3,1 - 1002b0: 7c 64 01 d5 addme. r3,r4 - 1002b4: 7c c0 01 14 adde r6,r0,r0 - 1002b8: 7d 80 00 26 mfcr r12 - 1002bc: 4e 80 00 20 blr diff --git a/src/xenia/cpu/frontend/test/bin/instr_addme.map b/src/xenia/cpu/frontend/test/bin/instr_addme.map deleted file mode 100644 index a06ea1ffb..000000000 --- a/src/xenia/cpu/frontend/test/bin/instr_addme.map +++ /dev/null @@ -1,32 +0,0 @@ -0000000000000000 t test_addme_1 -000000000000000c t test_addme_1_constant -000000000000001c t test_addme_2 -0000000000000034 t test_addme_2_constant -0000000000000050 t test_addme_3 -000000000000005c t test_addme_3_constant -000000000000006c t test_addme_4 -0000000000000084 t test_addme_4_constant -00000000000000a0 t test_addme_5 -00000000000000ac t test_addme_5_constant -00000000000000bc t test_addme_6 -00000000000000d4 t test_addme_6_constant -00000000000000f0 t test_addme_7 -00000000000000fc t test_addme_7_constant -000000000000010c t test_addme_8 -0000000000000124 t test_addme_8_constant -0000000000000140 t test_addme_cr_1 -0000000000000150 t test_addme_cr_1_constant -0000000000000164 t test_addme_cr_2 -0000000000000180 t test_addme_cr_2_constant -00000000000001a0 t test_addme_cr_3 -00000000000001b0 t test_addme_cr_3_constant -00000000000001c4 t test_addme_cr_4 -00000000000001e0 t test_addme_cr_4_constant -0000000000000200 t test_addme_cr_5 -0000000000000210 t test_addme_cr_5_constant -0000000000000224 t test_addme_cr_6 -0000000000000240 t test_addme_cr_6_constant -0000000000000260 t test_addme_cr_7 -0000000000000270 t test_addme_cr_7_constant -0000000000000284 t test_addme_cr_8 -00000000000002a0 t test_addme_cr_8_constant diff --git a/src/xenia/cpu/frontend/test/bin/instr_addze.bin b/src/xenia/cpu/frontend/test/bin/instr_addze.bin deleted file mode 100644 index 9c4fa9636f44597fecdf1a306b53851235f7ff36..0000000000000000000000000000000000000000 GIT binary patch literal 0 HcmV?d00001 literal 704 zcmbc}RZ){H@xve)RUE7iha9qgpgJC8J|6RUaLFO- zw`lnPADNF!4_F;>?qeX%JO&0_b^-NI1%+R21A`h;7@~-w=|z#l5|$|PSj-27DXJP& kzoN*2;{cC5x>?XLMll1w`+;#nlKH@}B+dQkVUOZA01>&{tpET3 diff --git a/src/xenia/cpu/frontend/test/bin/instr_addze.dis b/src/xenia/cpu/frontend/test/bin/instr_addze.dis deleted file mode 100644 index 344674325..000000000 --- a/src/xenia/cpu/frontend/test/bin/instr_addze.dis +++ /dev/null @@ -1,241 +0,0 @@ -Disassembly of section .text: - -0000000000100000 : - 100000: 7c 64 01 94 addze r3,r4 - 100004: 7c c0 01 14 adde r6,r0,r0 - 100008: 4e 80 00 20 blr - -000000000010000c : - 10000c: 38 80 00 01 li r4,1 - 100010: 7c 64 01 94 addze r3,r4 - 100014: 7c c0 01 14 adde r6,r0,r0 - 100018: 4e 80 00 20 blr - -000000000010001c : - 10001c: 7c 63 1a 78 xor r3,r3,r3 - 100020: 7c 63 18 f8 not r3,r3 - 100024: 30 63 00 01 addic r3,r3,1 - 100028: 7c 64 01 94 addze r3,r4 - 10002c: 7c c0 01 14 adde r6,r0,r0 - 100030: 4e 80 00 20 blr - -0000000000100034 : - 100034: 38 80 00 01 li r4,1 - 100038: 7c 63 1a 78 xor r3,r3,r3 - 10003c: 7c 63 18 f8 not r3,r3 - 100040: 30 63 00 01 addic r3,r3,1 - 100044: 7c 64 01 94 addze r3,r4 - 100048: 7c c0 01 14 adde r6,r0,r0 - 10004c: 4e 80 00 20 blr - -0000000000100050 : - 100050: 7c 64 01 94 addze r3,r4 - 100054: 7c c0 01 14 adde r6,r0,r0 - 100058: 4e 80 00 20 blr - -000000000010005c : - 10005c: 38 80 00 0c li r4,12 - 100060: 7c 64 01 94 addze r3,r4 - 100064: 7c c0 01 14 adde r6,r0,r0 - 100068: 4e 80 00 20 blr - -000000000010006c : - 10006c: 7c 63 1a 78 xor r3,r3,r3 - 100070: 7c 63 18 f8 not r3,r3 - 100074: 30 63 00 01 addic r3,r3,1 - 100078: 7c 64 01 94 addze r3,r4 - 10007c: 7c c0 01 14 adde r6,r0,r0 - 100080: 4e 80 00 20 blr - -0000000000100084 : - 100084: 38 80 00 0c li r4,12 - 100088: 7c 63 1a 78 xor r3,r3,r3 - 10008c: 7c 63 18 f8 not r3,r3 - 100090: 30 63 00 01 addic r3,r3,1 - 100094: 7c 64 01 94 addze r3,r4 - 100098: 7c c0 01 14 adde r6,r0,r0 - 10009c: 4e 80 00 20 blr - -00000000001000a0 : - 1000a0: 7c 64 01 94 addze r3,r4 - 1000a4: 7c c0 01 14 adde r6,r0,r0 - 1000a8: 4e 80 00 20 blr - -00000000001000ac : - 1000ac: 38 80 ff ff li r4,-1 - 1000b0: 7c 64 01 94 addze r3,r4 - 1000b4: 7c c0 01 14 adde r6,r0,r0 - 1000b8: 4e 80 00 20 blr - -00000000001000bc : - 1000bc: 7c 63 1a 78 xor r3,r3,r3 - 1000c0: 7c 63 18 f8 not r3,r3 - 1000c4: 30 63 00 01 addic r3,r3,1 - 1000c8: 7c 64 01 94 addze r3,r4 - 1000cc: 7c c0 01 14 adde r6,r0,r0 - 1000d0: 4e 80 00 20 blr - -00000000001000d4 : - 1000d4: 38 80 ff ff li r4,-1 - 1000d8: 7c 63 1a 78 xor r3,r3,r3 - 1000dc: 7c 63 18 f8 not r3,r3 - 1000e0: 30 63 00 01 addic r3,r3,1 - 1000e4: 7c 64 01 94 addze r3,r4 - 1000e8: 7c c0 01 14 adde r6,r0,r0 - 1000ec: 4e 80 00 20 blr - -00000000001000f0 : - 1000f0: 7c 64 01 94 addze r3,r4 - 1000f4: 7c c0 01 14 adde r6,r0,r0 - 1000f8: 4e 80 00 20 blr - -00000000001000fc : - 1000fc: 38 80 00 00 li r4,0 - 100100: 7c 64 01 94 addze r3,r4 - 100104: 7c c0 01 14 adde r6,r0,r0 - 100108: 4e 80 00 20 blr - -000000000010010c : - 10010c: 7c 63 1a 78 xor r3,r3,r3 - 100110: 7c 63 18 f8 not r3,r3 - 100114: 30 63 00 01 addic r3,r3,1 - 100118: 7c 64 01 94 addze r3,r4 - 10011c: 7c c0 01 14 adde r6,r0,r0 - 100120: 4e 80 00 20 blr - -0000000000100124 : - 100124: 38 80 00 00 li r4,0 - 100128: 7c 63 1a 78 xor r3,r3,r3 - 10012c: 7c 63 18 f8 not r3,r3 - 100130: 30 63 00 01 addic r3,r3,1 - 100134: 7c 64 01 94 addze r3,r4 - 100138: 7c c0 01 14 adde r6,r0,r0 - 10013c: 4e 80 00 20 blr - -0000000000100140 : - 100140: 7c 64 01 95 addze. r3,r4 - 100144: 7c c0 01 14 adde r6,r0,r0 - 100148: 7d 80 00 26 mfcr r12 - 10014c: 4e 80 00 20 blr - -0000000000100150 : - 100150: 38 80 00 01 li r4,1 - 100154: 7c 64 01 95 addze. r3,r4 - 100158: 7c c0 01 14 adde r6,r0,r0 - 10015c: 7d 80 00 26 mfcr r12 - 100160: 4e 80 00 20 blr - -0000000000100164 : - 100164: 7c 63 1a 78 xor r3,r3,r3 - 100168: 7c 63 18 f8 not r3,r3 - 10016c: 30 63 00 01 addic r3,r3,1 - 100170: 7c 64 01 95 addze. r3,r4 - 100174: 7c c0 01 14 adde r6,r0,r0 - 100178: 7d 80 00 26 mfcr r12 - 10017c: 4e 80 00 20 blr - -0000000000100180 : - 100180: 38 80 00 01 li r4,1 - 100184: 7c 63 1a 78 xor r3,r3,r3 - 100188: 7c 63 18 f8 not r3,r3 - 10018c: 30 63 00 01 addic r3,r3,1 - 100190: 7c 64 01 95 addze. r3,r4 - 100194: 7c c0 01 14 adde r6,r0,r0 - 100198: 7d 80 00 26 mfcr r12 - 10019c: 4e 80 00 20 blr - -00000000001001a0 : - 1001a0: 7c 64 01 95 addze. r3,r4 - 1001a4: 7c c0 01 14 adde r6,r0,r0 - 1001a8: 7d 80 00 26 mfcr r12 - 1001ac: 4e 80 00 20 blr - -00000000001001b0 : - 1001b0: 38 80 00 0c li r4,12 - 1001b4: 7c 64 01 95 addze. r3,r4 - 1001b8: 7c c0 01 14 adde r6,r0,r0 - 1001bc: 7d 80 00 26 mfcr r12 - 1001c0: 4e 80 00 20 blr - -00000000001001c4 : - 1001c4: 7c 63 1a 78 xor r3,r3,r3 - 1001c8: 7c 63 18 f8 not r3,r3 - 1001cc: 30 63 00 01 addic r3,r3,1 - 1001d0: 7c 64 01 95 addze. r3,r4 - 1001d4: 7c c0 01 14 adde r6,r0,r0 - 1001d8: 7d 80 00 26 mfcr r12 - 1001dc: 4e 80 00 20 blr - -00000000001001e0 : - 1001e0: 38 80 00 0c li r4,12 - 1001e4: 7c 63 1a 78 xor r3,r3,r3 - 1001e8: 7c 63 18 f8 not r3,r3 - 1001ec: 30 63 00 01 addic r3,r3,1 - 1001f0: 7c 64 01 95 addze. r3,r4 - 1001f4: 7c c0 01 14 adde r6,r0,r0 - 1001f8: 7d 80 00 26 mfcr r12 - 1001fc: 4e 80 00 20 blr - -0000000000100200 : - 100200: 7c 64 01 95 addze. r3,r4 - 100204: 7c c0 01 14 adde r6,r0,r0 - 100208: 7d 80 00 26 mfcr r12 - 10020c: 4e 80 00 20 blr - -0000000000100210 : - 100210: 38 80 ff ff li r4,-1 - 100214: 7c 64 01 95 addze. r3,r4 - 100218: 7c c0 01 14 adde r6,r0,r0 - 10021c: 7d 80 00 26 mfcr r12 - 100220: 4e 80 00 20 blr - -0000000000100224 : - 100224: 7c 63 1a 78 xor r3,r3,r3 - 100228: 7c 63 18 f8 not r3,r3 - 10022c: 30 63 00 01 addic r3,r3,1 - 100230: 7c 64 01 95 addze. r3,r4 - 100234: 7c c0 01 14 adde r6,r0,r0 - 100238: 7d 80 00 26 mfcr r12 - 10023c: 4e 80 00 20 blr - -0000000000100240 : - 100240: 38 80 ff ff li r4,-1 - 100244: 7c 63 1a 78 xor r3,r3,r3 - 100248: 7c 63 18 f8 not r3,r3 - 10024c: 30 63 00 01 addic r3,r3,1 - 100250: 7c 64 01 95 addze. r3,r4 - 100254: 7c c0 01 14 adde r6,r0,r0 - 100258: 7d 80 00 26 mfcr r12 - 10025c: 4e 80 00 20 blr - -0000000000100260 : - 100260: 7c 64 01 95 addze. r3,r4 - 100264: 7c c0 01 14 adde r6,r0,r0 - 100268: 7d 80 00 26 mfcr r12 - 10026c: 4e 80 00 20 blr - -0000000000100270 : - 100270: 38 80 00 00 li r4,0 - 100274: 7c 64 01 95 addze. r3,r4 - 100278: 7c c0 01 14 adde r6,r0,r0 - 10027c: 7d 80 00 26 mfcr r12 - 100280: 4e 80 00 20 blr - -0000000000100284 : - 100284: 7c 63 1a 78 xor r3,r3,r3 - 100288: 7c 63 18 f8 not r3,r3 - 10028c: 30 63 00 01 addic r3,r3,1 - 100290: 7c 64 01 95 addze. r3,r4 - 100294: 7c c0 01 14 adde r6,r0,r0 - 100298: 7d 80 00 26 mfcr r12 - 10029c: 4e 80 00 20 blr - -00000000001002a0 : - 1002a0: 38 80 00 00 li r4,0 - 1002a4: 7c 63 1a 78 xor r3,r3,r3 - 1002a8: 7c 63 18 f8 not r3,r3 - 1002ac: 30 63 00 01 addic r3,r3,1 - 1002b0: 7c 64 01 95 addze. r3,r4 - 1002b4: 7c c0 01 14 adde r6,r0,r0 - 1002b8: 7d 80 00 26 mfcr r12 - 1002bc: 4e 80 00 20 blr diff --git a/src/xenia/cpu/frontend/test/bin/instr_addze.map b/src/xenia/cpu/frontend/test/bin/instr_addze.map deleted file mode 100644 index b79fc25cf..000000000 --- a/src/xenia/cpu/frontend/test/bin/instr_addze.map +++ /dev/null @@ -1,32 +0,0 @@ -0000000000000000 t test_addze_1 -000000000000000c t test_addze_1_constant -000000000000001c t test_addze_2 -0000000000000034 t test_addze_2_constant -0000000000000050 t test_addze_3 -000000000000005c t test_addze_3_constant -000000000000006c t test_addze_4 -0000000000000084 t test_addze_4_constant -00000000000000a0 t test_addze_5 -00000000000000ac t test_addze_5_constant -00000000000000bc t test_addze_6 -00000000000000d4 t test_addze_6_constant -00000000000000f0 t test_addze_7 -00000000000000fc t test_addze_7_constant -000000000000010c t test_addze_8 -0000000000000124 t test_addze_8_constant -0000000000000140 t test_addze_cr_1 -0000000000000150 t test_addze_cr_1_constant -0000000000000164 t test_addze_cr_2 -0000000000000180 t test_addze_cr_2_constant -00000000000001a0 t test_addze_cr_3 -00000000000001b0 t test_addze_cr_3_constant -00000000000001c4 t test_addze_cr_4 -00000000000001e0 t test_addze_cr_4_constant -0000000000000200 t test_addze_cr_5 -0000000000000210 t test_addze_cr_5_constant -0000000000000224 t test_addze_cr_6 -0000000000000240 t test_addze_cr_6_constant -0000000000000260 t test_addze_cr_7 -0000000000000270 t test_addze_cr_7_constant -0000000000000284 t test_addze_cr_8 -00000000000002a0 t test_addze_cr_8_constant diff --git a/src/xenia/cpu/frontend/test/bin/instr_and.bin b/src/xenia/cpu/frontend/test/bin/instr_and.bin deleted file mode 100644 index 8456a48cf3a821122b6e76ba7e05df994c7cf408..0000000000000000000000000000000000000000 GIT binary patch literal 0 HcmV?d00001 literal 304 zcmb08lBF?}7A#QVZ diff --git a/src/xenia/cpu/frontend/test/bin/instr_and.dis b/src/xenia/cpu/frontend/test/bin/instr_and.dis deleted file mode 100644 index 915dd9d97..000000000 --- a/src/xenia/cpu/frontend/test/bin/instr_and.dis +++ /dev/null @@ -1,117 +0,0 @@ -Disassembly of section .text: - -0000000000100000 : - 100000: 7c ab c8 38 and r11,r5,r25 - 100004: 4e 80 00 20 blr - -0000000000100008 : - 100008: 38 a0 ff ff li r5,-1 - 10000c: 3b 20 ff ff li r25,-1 - 100010: 7c ab c8 38 and r11,r5,r25 - 100014: 4e 80 00 20 blr - -0000000000100018 : - 100018: 7c ab c8 38 and r11,r5,r25 - 10001c: 4e 80 00 20 blr - -0000000000100020 : - 100020: 38 a0 ff ff li r5,-1 - 100024: 3b 20 00 00 li r25,0 - 100028: 7c ab c8 38 and r11,r5,r25 - 10002c: 4e 80 00 20 blr - -0000000000100030 : - 100030: 7c ab c8 38 and r11,r5,r25 - 100034: 4e 80 00 20 blr - -0000000000100038 : - 100038: 38 a0 00 00 li r5,0 - 10003c: 3b 20 ff ff li r25,-1 - 100040: 7c ab c8 38 and r11,r5,r25 - 100044: 4e 80 00 20 blr - -0000000000100048 : - 100048: 7c ab c8 38 and r11,r5,r25 - 10004c: 4e 80 00 20 blr - -0000000000100050 : - 100050: 38 a0 ff ff li r5,-1 - 100054: 3b 20 ff ff li r25,-1 - 100058: 7b 39 04 20 clrldi r25,r25,48 - 10005c: 7c ab c8 38 and r11,r5,r25 - 100060: 4e 80 00 20 blr - -0000000000100064 : - 100064: 7c 0b c8 38 and r11,r0,r25 - 100068: 4e 80 00 20 blr - -000000000010006c : - 10006c: 3c 00 10 00 lis r0,4096 - 100070: 60 00 00 ff ori r0,r0,255 - 100074: 3b 20 ff ff li r25,-1 - 100078: 7b 39 04 20 clrldi r25,r25,48 - 10007c: 7c 0b c8 38 and r11,r0,r25 - 100080: 4e 80 00 20 blr - -0000000000100084 : - 100084: 7c ab c8 39 and. r11,r5,r25 - 100088: 7d 80 00 26 mfcr r12 - 10008c: 4e 80 00 20 blr - -0000000000100090 : - 100090: 38 a0 ff ff li r5,-1 - 100094: 3b 20 ff ff li r25,-1 - 100098: 7c ab c8 39 and. r11,r5,r25 - 10009c: 7d 80 00 26 mfcr r12 - 1000a0: 4e 80 00 20 blr - -00000000001000a4 : - 1000a4: 7c ab c8 39 and. r11,r5,r25 - 1000a8: 7d 80 00 26 mfcr r12 - 1000ac: 4e 80 00 20 blr - -00000000001000b0 : - 1000b0: 38 a0 ff ff li r5,-1 - 1000b4: 3b 20 00 00 li r25,0 - 1000b8: 7c ab c8 39 and. r11,r5,r25 - 1000bc: 7d 80 00 26 mfcr r12 - 1000c0: 4e 80 00 20 blr - -00000000001000c4 : - 1000c4: 7c ab c8 39 and. r11,r5,r25 - 1000c8: 7d 80 00 26 mfcr r12 - 1000cc: 4e 80 00 20 blr - -00000000001000d0 : - 1000d0: 38 a0 00 00 li r5,0 - 1000d4: 3b 20 ff ff li r25,-1 - 1000d8: 7c ab c8 39 and. r11,r5,r25 - 1000dc: 7d 80 00 26 mfcr r12 - 1000e0: 4e 80 00 20 blr - -00000000001000e4 : - 1000e4: 7c ab c8 39 and. r11,r5,r25 - 1000e8: 7d 80 00 26 mfcr r12 - 1000ec: 4e 80 00 20 blr - -00000000001000f0 : - 1000f0: 38 a0 ff ff li r5,-1 - 1000f4: 3b 20 ff ff li r25,-1 - 1000f8: 7b 39 04 20 clrldi r25,r25,48 - 1000fc: 7c ab c8 39 and. r11,r5,r25 - 100100: 7d 80 00 26 mfcr r12 - 100104: 4e 80 00 20 blr - -0000000000100108 : - 100108: 7c 0b c8 39 and. r11,r0,r25 - 10010c: 7d 80 00 26 mfcr r12 - 100110: 4e 80 00 20 blr - -0000000000100114 : - 100114: 3c 00 10 00 lis r0,4096 - 100118: 60 00 00 ff ori r0,r0,255 - 10011c: 3b 20 ff ff li r25,-1 - 100120: 7b 39 04 20 clrldi r25,r25,48 - 100124: 7c 0b c8 39 and. r11,r0,r25 - 100128: 7d 80 00 26 mfcr r12 - 10012c: 4e 80 00 20 blr diff --git a/src/xenia/cpu/frontend/test/bin/instr_and.map b/src/xenia/cpu/frontend/test/bin/instr_and.map deleted file mode 100644 index fd4e6ef37..000000000 --- a/src/xenia/cpu/frontend/test/bin/instr_and.map +++ /dev/null @@ -1,20 +0,0 @@ -0000000000000000 t test_and_1 -0000000000000008 t test_and_1_constant -0000000000000018 t test_and_2 -0000000000000020 t test_and_2_constant -0000000000000030 t test_and_3 -0000000000000038 t test_and_3_constant -0000000000000048 t test_and_4 -0000000000000050 t test_and_4_constant -0000000000000064 t test_and_5 -000000000000006c t test_and_5_constant -0000000000000084 t test_and_cr_1 -0000000000000090 t test_and_cr_1_constant -00000000000000a4 t test_and_cr_2 -00000000000000b0 t test_and_cr_2_constant -00000000000000c4 t test_and_cr_3 -00000000000000d0 t test_and_cr_3_constant -00000000000000e4 t test_and_cr_4 -00000000000000f0 t test_and_cr_4_constant -0000000000000108 t test_and_cr_5 -0000000000000114 t test_and_cr_5_constant diff --git a/src/xenia/cpu/frontend/test/bin/instr_andc.bin b/src/xenia/cpu/frontend/test/bin/instr_andc.bin deleted file mode 100644 index 4d408ca41b28a6b4baed8501204e31d2a534192c..0000000000000000000000000000000000000000 GIT binary patch literal 0 HcmV?d00001 literal 304 zcmb08lBF?}7X`6U; diff --git a/src/xenia/cpu/frontend/test/bin/instr_andc.dis b/src/xenia/cpu/frontend/test/bin/instr_andc.dis deleted file mode 100644 index bec397567..000000000 --- a/src/xenia/cpu/frontend/test/bin/instr_andc.dis +++ /dev/null @@ -1,117 +0,0 @@ -Disassembly of section .text: - -0000000000100000 : - 100000: 7c ab c8 78 andc r11,r5,r25 - 100004: 4e 80 00 20 blr - -0000000000100008 : - 100008: 38 a0 ff ff li r5,-1 - 10000c: 3b 20 ff ff li r25,-1 - 100010: 7c ab c8 78 andc r11,r5,r25 - 100014: 4e 80 00 20 blr - -0000000000100018 : - 100018: 7c ab c8 78 andc r11,r5,r25 - 10001c: 4e 80 00 20 blr - -0000000000100020 : - 100020: 38 a0 ff ff li r5,-1 - 100024: 3b 20 00 00 li r25,0 - 100028: 7c ab c8 78 andc r11,r5,r25 - 10002c: 4e 80 00 20 blr - -0000000000100030 : - 100030: 7c ab c8 78 andc r11,r5,r25 - 100034: 4e 80 00 20 blr - -0000000000100038 : - 100038: 38 a0 00 00 li r5,0 - 10003c: 3b 20 ff ff li r25,-1 - 100040: 7c ab c8 78 andc r11,r5,r25 - 100044: 4e 80 00 20 blr - -0000000000100048 : - 100048: 7c ab c8 78 andc r11,r5,r25 - 10004c: 4e 80 00 20 blr - -0000000000100050 : - 100050: 38 a0 ff ff li r5,-1 - 100054: 3b 20 ff ff li r25,-1 - 100058: 7b 39 04 20 clrldi r25,r25,48 - 10005c: 7c ab c8 78 andc r11,r5,r25 - 100060: 4e 80 00 20 blr - -0000000000100064 : - 100064: 7c 0b c8 78 andc r11,r0,r25 - 100068: 4e 80 00 20 blr - -000000000010006c : - 10006c: 3c 00 10 00 lis r0,4096 - 100070: 60 00 00 ff ori r0,r0,255 - 100074: 3b 20 ff ff li r25,-1 - 100078: 7b 39 04 20 clrldi r25,r25,48 - 10007c: 7c 0b c8 78 andc r11,r0,r25 - 100080: 4e 80 00 20 blr - -0000000000100084 : - 100084: 7c ab c8 79 andc. r11,r5,r25 - 100088: 7d 80 00 26 mfcr r12 - 10008c: 4e 80 00 20 blr - -0000000000100090 : - 100090: 38 a0 ff ff li r5,-1 - 100094: 3b 20 ff ff li r25,-1 - 100098: 7c ab c8 79 andc. r11,r5,r25 - 10009c: 7d 80 00 26 mfcr r12 - 1000a0: 4e 80 00 20 blr - -00000000001000a4 : - 1000a4: 7c ab c8 79 andc. r11,r5,r25 - 1000a8: 7d 80 00 26 mfcr r12 - 1000ac: 4e 80 00 20 blr - -00000000001000b0 : - 1000b0: 38 a0 ff ff li r5,-1 - 1000b4: 3b 20 00 00 li r25,0 - 1000b8: 7c ab c8 79 andc. r11,r5,r25 - 1000bc: 7d 80 00 26 mfcr r12 - 1000c0: 4e 80 00 20 blr - -00000000001000c4 : - 1000c4: 7c ab c8 79 andc. r11,r5,r25 - 1000c8: 7d 80 00 26 mfcr r12 - 1000cc: 4e 80 00 20 blr - -00000000001000d0 : - 1000d0: 38 a0 00 00 li r5,0 - 1000d4: 3b 20 ff ff li r25,-1 - 1000d8: 7c ab c8 79 andc. r11,r5,r25 - 1000dc: 7d 80 00 26 mfcr r12 - 1000e0: 4e 80 00 20 blr - -00000000001000e4 : - 1000e4: 7c ab c8 79 andc. r11,r5,r25 - 1000e8: 7d 80 00 26 mfcr r12 - 1000ec: 4e 80 00 20 blr - -00000000001000f0 : - 1000f0: 38 a0 ff ff li r5,-1 - 1000f4: 3b 20 ff ff li r25,-1 - 1000f8: 7b 39 04 20 clrldi r25,r25,48 - 1000fc: 7c ab c8 79 andc. r11,r5,r25 - 100100: 7d 80 00 26 mfcr r12 - 100104: 4e 80 00 20 blr - -0000000000100108 : - 100108: 7c 0b c8 79 andc. r11,r0,r25 - 10010c: 7d 80 00 26 mfcr r12 - 100110: 4e 80 00 20 blr - -0000000000100114 : - 100114: 3c 00 10 00 lis r0,4096 - 100118: 60 00 00 ff ori r0,r0,255 - 10011c: 3b 20 ff ff li r25,-1 - 100120: 7b 39 04 20 clrldi r25,r25,48 - 100124: 7c 0b c8 79 andc. r11,r0,r25 - 100128: 7d 80 00 26 mfcr r12 - 10012c: 4e 80 00 20 blr diff --git a/src/xenia/cpu/frontend/test/bin/instr_andc.map b/src/xenia/cpu/frontend/test/bin/instr_andc.map deleted file mode 100644 index d2766bacb..000000000 --- a/src/xenia/cpu/frontend/test/bin/instr_andc.map +++ /dev/null @@ -1,20 +0,0 @@ -0000000000000000 t test_andc_1 -0000000000000008 t test_andc_1_constant -0000000000000018 t test_andc_2 -0000000000000020 t test_andc_2_constant -0000000000000030 t test_andc_3 -0000000000000038 t test_andc_3_constant -0000000000000048 t test_andc_4 -0000000000000050 t test_andc_4_constant -0000000000000064 t test_andc_5 -000000000000006c t test_andc_5_constant -0000000000000084 t test_andc_cr_1 -0000000000000090 t test_andc_cr_1_constant -00000000000000a4 t test_andc_cr_2 -00000000000000b0 t test_andc_cr_2_constant -00000000000000c4 t test_andc_cr_3 -00000000000000d0 t test_andc_cr_3_constant -00000000000000e4 t test_andc_cr_4 -00000000000000f0 t test_andc_cr_4_constant -0000000000000108 t test_andc_cr_5 -0000000000000114 t test_andc_cr_5_constant diff --git a/src/xenia/cpu/frontend/test/bin/instr_andi.bin b/src/xenia/cpu/frontend/test/bin/instr_andi.bin deleted file mode 100644 index e00b961fd547189406b2b5019cbcd2f9bc067300..0000000000000000000000000000000000000000 GIT binary patch literal 0 HcmV?d00001 literal 140 zcmXR|ed=Fr1B04h1A~Iag8%;ukoX0w85m%4sO diff --git a/src/xenia/cpu/frontend/test/bin/instr_andi.dis b/src/xenia/cpu/frontend/test/bin/instr_andi.dis deleted file mode 100644 index 7649d50a5..000000000 --- a/src/xenia/cpu/frontend/test/bin/instr_andi.dis +++ /dev/null @@ -1,56 +0,0 @@ -Disassembly of section .text: - -0000000000100000 : - 100000: 70 ab ca fe andi. r11,r5,51966 - 100004: 7d 80 00 26 mfcr r12 - 100008: 4e 80 00 20 blr - -000000000010000c : - 10000c: 38 a0 ff ff li r5,-1 - 100010: 70 ab ca fe andi. r11,r5,51966 - 100014: 7d 80 00 26 mfcr r12 - 100018: 4e 80 00 20 blr - -000000000010001c : - 10001c: 70 ab 00 00 andi. r11,r5,0 - 100020: 7d 80 00 26 mfcr r12 - 100024: 4e 80 00 20 blr - -0000000000100028 : - 100028: 70 ab 00 00 andi. r11,r5,0 - 10002c: 7d 80 00 26 mfcr r12 - 100030: 4e 80 00 20 blr - -0000000000100034 : - 100034: 70 ab ff ff andi. r11,r5,65535 - 100038: 7d 80 00 26 mfcr r12 - 10003c: 4e 80 00 20 blr - -0000000000100040 : - 100040: 38 a0 00 00 li r5,0 - 100044: 70 ab ff ff andi. r11,r5,65535 - 100048: 7d 80 00 26 mfcr r12 - 10004c: 4e 80 00 20 blr - -0000000000100050 : - 100050: 70 ab ca fe andi. r11,r5,51966 - 100054: 7d 80 00 26 mfcr r12 - 100058: 4e 80 00 20 blr - -000000000010005c : - 10005c: 38 a0 ff ff li r5,-1 - 100060: 70 ab ca fe andi. r11,r5,51966 - 100064: 7d 80 00 26 mfcr r12 - 100068: 4e 80 00 20 blr - -000000000010006c : - 10006c: 70 0b ff ff andi. r11,r0,65535 - 100070: 7d 80 00 26 mfcr r12 - 100074: 4e 80 00 20 blr - -0000000000100078 : - 100078: 3c 00 10 00 lis r0,4096 - 10007c: 60 00 00 ff ori r0,r0,255 - 100080: 70 0b ff ff andi. r11,r0,65535 - 100084: 7d 80 00 26 mfcr r12 - 100088: 4e 80 00 20 blr diff --git a/src/xenia/cpu/frontend/test/bin/instr_andi.map b/src/xenia/cpu/frontend/test/bin/instr_andi.map deleted file mode 100644 index ce419b1fb..000000000 --- a/src/xenia/cpu/frontend/test/bin/instr_andi.map +++ /dev/null @@ -1,10 +0,0 @@ -0000000000000000 t test_andi_cr_1 -000000000000000c t test_andi_cr_1_constant -000000000000001c t test_andi_cr_2 -0000000000000028 t test_andi_cr_2_constant -0000000000000034 t test_andi_cr_3 -0000000000000040 t test_andi_cr_3_constant -0000000000000050 t test_andi_cr_4 -000000000000005c t test_andi_cr_4_constant -000000000000006c t test_andi_cr_5 -0000000000000078 t test_andi_cr_5_constant diff --git a/src/xenia/cpu/frontend/test/bin/instr_andis.bin b/src/xenia/cpu/frontend/test/bin/instr_andis.bin deleted file mode 100644 index 43152b45fabaff5df5857c97aefa46e5b66e6583..0000000000000000000000000000000000000000 GIT binary patch literal 0 HcmV?d00001 literal 140 zcmXR}ed=Fr1B04h1A~Iag8%: - 100000: 74 ab ca fe andis. r11,r5,51966 - 100004: 7d 80 00 26 mfcr r12 - 100008: 4e 80 00 20 blr - -000000000010000c : - 10000c: 38 a0 ff ff li r5,-1 - 100010: 74 ab ca fe andis. r11,r5,51966 - 100014: 7d 80 00 26 mfcr r12 - 100018: 4e 80 00 20 blr - -000000000010001c : - 10001c: 74 ab 00 00 andis. r11,r5,0 - 100020: 7d 80 00 26 mfcr r12 - 100024: 4e 80 00 20 blr - -0000000000100028 : - 100028: 74 ab 00 00 andis. r11,r5,0 - 10002c: 7d 80 00 26 mfcr r12 - 100030: 4e 80 00 20 blr - -0000000000100034 : - 100034: 74 ab ff ff andis. r11,r5,65535 - 100038: 7d 80 00 26 mfcr r12 - 10003c: 4e 80 00 20 blr - -0000000000100040 : - 100040: 38 a0 00 00 li r5,0 - 100044: 74 ab ff ff andis. r11,r5,65535 - 100048: 7d 80 00 26 mfcr r12 - 10004c: 4e 80 00 20 blr - -0000000000100050 : - 100050: 74 ab ca fe andis. r11,r5,51966 - 100054: 7d 80 00 26 mfcr r12 - 100058: 4e 80 00 20 blr - -000000000010005c : - 10005c: 38 a0 ff ff li r5,-1 - 100060: 74 ab ca fe andis. r11,r5,51966 - 100064: 7d 80 00 26 mfcr r12 - 100068: 4e 80 00 20 blr - -000000000010006c : - 10006c: 74 0b ff ff andis. r11,r0,65535 - 100070: 7d 80 00 26 mfcr r12 - 100074: 4e 80 00 20 blr - -0000000000100078 : - 100078: 3c 00 10 00 lis r0,4096 - 10007c: 60 00 00 ff ori r0,r0,255 - 100080: 74 0b ff ff andis. r11,r0,65535 - 100084: 7d 80 00 26 mfcr r12 - 100088: 4e 80 00 20 blr diff --git a/src/xenia/cpu/frontend/test/bin/instr_andis.map b/src/xenia/cpu/frontend/test/bin/instr_andis.map deleted file mode 100644 index f18d72140..000000000 --- a/src/xenia/cpu/frontend/test/bin/instr_andis.map +++ /dev/null @@ -1,10 +0,0 @@ -0000000000000000 t test_andis_cr_1 -000000000000000c t test_andis_cr_1_constant -000000000000001c t test_andis_cr_2 -0000000000000028 t test_andis_cr_2_constant -0000000000000034 t test_andis_cr_3 -0000000000000040 t test_andis_cr_3_constant -0000000000000050 t test_andis_cr_4 -000000000000005c t test_andis_cr_4_constant -000000000000006c t test_andis_cr_5 -0000000000000078 t test_andis_cr_5_constant diff --git a/src/xenia/cpu/frontend/test/bin/instr_cmp.bin b/src/xenia/cpu/frontend/test/bin/instr_cmp.bin deleted file mode 100644 index cda90b90fc197ec29f8ea1d39da32d95e80339b8..0000000000000000000000000000000000000000 GIT binary patch literal 0 HcmV?d00001 literal 316 zcmbjNgSDN(EwD_0#wtCriK}ZIY{C)NNf~y zki=2c0Nn#r$Am0~%m%ub31kkk7&05#KNiVAwJoS>>zYyB46+MZtQJ)sY!|W^07Q9B AT>t<8 diff --git a/src/xenia/cpu/frontend/test/bin/instr_cmp.dis b/src/xenia/cpu/frontend/test/bin/instr_cmp.dis deleted file mode 100644 index 06d570060..000000000 --- a/src/xenia/cpu/frontend/test/bin/instr_cmp.dis +++ /dev/null @@ -1,116 +0,0 @@ -Disassembly of section .text: - -0000000000100000 : - 100000: 7c 23 20 00 cmpd r3,r4 - 100004: 7d 80 00 26 mfcr r12 - 100008: 4e 80 00 20 blr - -000000000010000c : - 10000c: 38 60 00 01 li r3,1 - 100010: 78 63 07 c6 rldicr r3,r3,32,31 - 100014: 78 64 0f a4 rldicr r4,r3,1,62 - 100018: 7c 23 20 00 cmpd r3,r4 - 10001c: 7d 80 00 26 mfcr r12 - 100020: 4e 80 00 20 blr - -0000000000100024 : - 100024: 7c 23 20 00 cmpd r3,r4 - 100028: 7d 80 00 26 mfcr r12 - 10002c: 4e 80 00 20 blr - -0000000000100030 : - 100030: 38 80 00 01 li r4,1 - 100034: 78 84 07 c6 rldicr r4,r4,32,31 - 100038: 78 83 0f a4 rldicr r3,r4,1,62 - 10003c: 7c 23 20 00 cmpd r3,r4 - 100040: 7d 80 00 26 mfcr r12 - 100044: 4e 80 00 20 blr - -0000000000100048 : - 100048: 7c 03 20 00 cmpw r3,r4 - 10004c: 7d 80 00 26 mfcr r12 - 100050: 4e 80 00 20 blr - -0000000000100054 : - 100054: 38 60 00 01 li r3,1 - 100058: 78 63 07 c6 rldicr r3,r3,32,31 - 10005c: 78 64 0f a4 rldicr r4,r3,1,62 - 100060: 7c 03 20 00 cmpw r3,r4 - 100064: 7d 80 00 26 mfcr r12 - 100068: 4e 80 00 20 blr - -000000000010006c : - 10006c: 7c 03 20 00 cmpw r3,r4 - 100070: 7d 80 00 26 mfcr r12 - 100074: 4e 80 00 20 blr - -0000000000100078 : - 100078: 38 80 00 01 li r4,1 - 10007c: 78 84 07 c6 rldicr r4,r4,32,31 - 100080: 78 83 0f a4 rldicr r3,r4,1,62 - 100084: 7c 03 20 00 cmpw r3,r4 - 100088: 7d 80 00 26 mfcr r12 - 10008c: 4e 80 00 20 blr - -0000000000100090 : - 100090: 7c 03 20 00 cmpw r3,r4 - 100094: 7d 80 00 26 mfcr r12 - 100098: 4e 80 00 20 blr - -000000000010009c : - 10009c: 38 60 00 01 li r3,1 - 1000a0: 38 80 00 02 li r4,2 - 1000a4: 7c 03 20 00 cmpw r3,r4 - 1000a8: 7d 80 00 26 mfcr r12 - 1000ac: 4e 80 00 20 blr - -00000000001000b0 : - 1000b0: 7c 03 20 00 cmpw r3,r4 - 1000b4: 7d 80 00 26 mfcr r12 - 1000b8: 4e 80 00 20 blr - -00000000001000bc : - 1000bc: 38 60 00 02 li r3,2 - 1000c0: 38 80 00 01 li r4,1 - 1000c4: 7c 03 20 00 cmpw r3,r4 - 1000c8: 7d 80 00 26 mfcr r12 - 1000cc: 4e 80 00 20 blr - -00000000001000d0 : - 1000d0: 7c 03 20 00 cmpw r3,r4 - 1000d4: 7d 80 00 26 mfcr r12 - 1000d8: 4e 80 00 20 blr - -00000000001000dc : - 1000dc: 38 60 00 01 li r3,1 - 1000e0: 78 63 07 c6 rldicr r3,r3,32,31 - 1000e4: 78 64 0f a4 rldicr r4,r3,1,62 - 1000e8: 38 63 00 02 addi r3,r3,2 - 1000ec: 38 84 00 01 addi r4,r4,1 - 1000f0: 7c 03 20 00 cmpw r3,r4 - 1000f4: 7d 80 00 26 mfcr r12 - 1000f8: 4e 80 00 20 blr - -00000000001000fc : - 1000fc: 7e 83 20 00 cmpw cr5,r3,r4 - 100100: 7d 80 00 26 mfcr r12 - 100104: 4e 80 00 20 blr - -0000000000100108 : - 100108: 38 60 00 01 li r3,1 - 10010c: 38 80 00 02 li r4,2 - 100110: 7e 83 20 00 cmpw cr5,r3,r4 - 100114: 7d 80 00 26 mfcr r12 - 100118: 4e 80 00 20 blr - -000000000010011c : - 10011c: 7d 83 20 00 cmpw cr3,r3,r4 - 100120: 7d 80 00 26 mfcr r12 - 100124: 4e 80 00 20 blr - -0000000000100128 : - 100128: 38 60 00 02 li r3,2 - 10012c: 38 80 00 01 li r4,1 - 100130: 7d 83 20 00 cmpw cr3,r3,r4 - 100134: 7d 80 00 26 mfcr r12 - 100138: 4e 80 00 20 blr diff --git a/src/xenia/cpu/frontend/test/bin/instr_cmp.map b/src/xenia/cpu/frontend/test/bin/instr_cmp.map deleted file mode 100644 index 3eb9d0a68..000000000 --- a/src/xenia/cpu/frontend/test/bin/instr_cmp.map +++ /dev/null @@ -1,18 +0,0 @@ -0000000000000000 t test_cmpd_1 -000000000000000c t test_cmpd_1_constant -0000000000000024 t test_cmpd_2 -0000000000000030 t test_cmpd_2_constant -0000000000000048 t test_cmpw_1 -0000000000000054 t test_cmpw_1_constant -000000000000006c t test_cmpw_2 -0000000000000078 t test_cmpw_2_constant -0000000000000090 t test_cmpw_3 -000000000000009c t test_cmpw_3_constant -00000000000000b0 t test_cmpw_4 -00000000000000bc t test_cmpw_4_constant -00000000000000d0 t test_cmpw_5 -00000000000000dc t test_cmpw_5_constant -00000000000000fc t test_cmp_1 -0000000000000108 t test_cmp_1_constant -000000000000011c t test_cmp_2 -0000000000000128 t test_cmp_2_constant diff --git a/src/xenia/cpu/frontend/test/bin/instr_cmpi.bin b/src/xenia/cpu/frontend/test/bin/instr_cmpi.bin deleted file mode 100644 index 085d37349a525b62c2b82b8ef7b49b2ff7f8e22f..0000000000000000000000000000000000000000 GIT binary patch literal 0 HcmV?d00001 literal 216 zcmdN: - 100000: 2c 23 00 02 cmpdi r3,2 - 100004: 7d 80 00 26 mfcr r12 - 100008: 4e 80 00 20 blr - -000000000010000c : - 10000c: 38 60 00 01 li r3,1 - 100010: 78 63 07 c6 rldicr r3,r3,32,31 - 100014: 2c 23 00 02 cmpdi r3,2 - 100018: 7d 80 00 26 mfcr r12 - 10001c: 4e 80 00 20 blr - -0000000000100020 : - 100020: 2c 23 00 02 cmpdi r3,2 - 100024: 7d 80 00 26 mfcr r12 - 100028: 4e 80 00 20 blr - -000000000010002c : - 10002c: 38 60 00 01 li r3,1 - 100030: 2c 23 00 02 cmpdi r3,2 - 100034: 7d 80 00 26 mfcr r12 - 100038: 4e 80 00 20 blr - -000000000010003c : - 10003c: 2c 03 00 02 cmpwi r3,2 - 100040: 7d 80 00 26 mfcr r12 - 100044: 4e 80 00 20 blr - -0000000000100048 : - 100048: 38 60 00 01 li r3,1 - 10004c: 78 63 07 c6 rldicr r3,r3,32,31 - 100050: 2c 03 00 02 cmpwi r3,2 - 100054: 7d 80 00 26 mfcr r12 - 100058: 4e 80 00 20 blr - -000000000010005c : - 10005c: 2c 03 00 01 cmpwi r3,1 - 100060: 7d 80 00 26 mfcr r12 - 100064: 4e 80 00 20 blr - -0000000000100068 : - 100068: 38 60 00 02 li r3,2 - 10006c: 2c 03 00 01 cmpwi r3,1 - 100070: 7d 80 00 26 mfcr r12 - 100074: 4e 80 00 20 blr - -0000000000100078 : - 100078: 2c 03 00 01 cmpwi r3,1 - 10007c: 7d 80 00 26 mfcr r12 - 100080: 4e 80 00 20 blr - -0000000000100084 : - 100084: 38 60 00 01 li r3,1 - 100088: 78 63 07 c6 rldicr r3,r3,32,31 - 10008c: 78 64 0f a4 rldicr r4,r3,1,62 - 100090: 38 63 00 02 addi r3,r3,2 - 100094: 2c 03 00 01 cmpwi r3,1 - 100098: 7d 80 00 26 mfcr r12 - 10009c: 4e 80 00 20 blr - -00000000001000a0 : - 1000a0: 2e 83 00 02 cmpwi cr5,r3,2 - 1000a4: 7d 80 00 26 mfcr r12 - 1000a8: 4e 80 00 20 blr - -00000000001000ac : - 1000ac: 38 60 00 01 li r3,1 - 1000b0: 2e 83 00 02 cmpwi cr5,r3,2 - 1000b4: 7d 80 00 26 mfcr r12 - 1000b8: 4e 80 00 20 blr - -00000000001000bc : - 1000bc: 2d 83 00 01 cmpwi cr3,r3,1 - 1000c0: 7d 80 00 26 mfcr r12 - 1000c4: 4e 80 00 20 blr - -00000000001000c8 : - 1000c8: 38 60 00 02 li r3,2 - 1000cc: 2d 83 00 01 cmpwi cr3,r3,1 - 1000d0: 7d 80 00 26 mfcr r12 - 1000d4: 4e 80 00 20 blr diff --git a/src/xenia/cpu/frontend/test/bin/instr_cmpi.map b/src/xenia/cpu/frontend/test/bin/instr_cmpi.map deleted file mode 100644 index c0e141624..000000000 --- a/src/xenia/cpu/frontend/test/bin/instr_cmpi.map +++ /dev/null @@ -1,14 +0,0 @@ -0000000000000000 t test_cmpdi_1 -000000000000000c t test_cmpdi_1_constant -0000000000000020 t test_cmpdi_2 -000000000000002c t test_cmpdi_2_constant -000000000000003c t test_cmpwi_1 -0000000000000048 t test_cmpwi_1_constant -000000000000005c t test_cmpwi_2 -0000000000000068 t test_cmpwi_2_constant -0000000000000078 t test_cmpwi_5 -0000000000000084 t test_cmpwi_5_constant -00000000000000a0 t test_cmpi_1 -00000000000000ac t test_cmpi_1_constant -00000000000000bc t test_cmpi_2 -00000000000000c8 t test_cmpi_2_constant diff --git a/src/xenia/cpu/frontend/test/bin/instr_cmpl.bin b/src/xenia/cpu/frontend/test/bin/instr_cmpl.bin deleted file mode 100644 index d6bc27de900b9f8ca0159f5298682c8af671db9e..0000000000000000000000000000000000000000 GIT binary patch literal 0 HcmV?d00001 literal 360 zcmbjNgSDN(EwD_0#wtCriK}ZIY{C)NNf~y zki=2c0Nn#r$Am0~%m%ub31kkk7&05#KNiVAwJo^S+9cHfPe}g%zb0AY2gGeZRFKW8 UYew}S$X&={wW#u7cOi=b0F^;uSO5S3 diff --git a/src/xenia/cpu/frontend/test/bin/instr_cmpl.dis b/src/xenia/cpu/frontend/test/bin/instr_cmpl.dis deleted file mode 100644 index 35ebe39a8..000000000 --- a/src/xenia/cpu/frontend/test/bin/instr_cmpl.dis +++ /dev/null @@ -1,131 +0,0 @@ -Disassembly of section .text: - -0000000000100000 : - 100000: 7c 23 20 40 cmpld r3,r4 - 100004: 7d 80 00 26 mfcr r12 - 100008: 4e 80 00 20 blr - -000000000010000c : - 10000c: 38 60 00 01 li r3,1 - 100010: 78 63 07 c6 rldicr r3,r3,32,31 - 100014: 78 64 0f a4 rldicr r4,r3,1,62 - 100018: 7c 23 20 40 cmpld r3,r4 - 10001c: 7d 80 00 26 mfcr r12 - 100020: 4e 80 00 20 blr - -0000000000100024 : - 100024: 7c 23 20 40 cmpld r3,r4 - 100028: 7d 80 00 26 mfcr r12 - 10002c: 4e 80 00 20 blr - -0000000000100030 : - 100030: 38 80 00 01 li r4,1 - 100034: 78 84 07 c6 rldicr r4,r4,32,31 - 100038: 78 83 0f a4 rldicr r3,r4,1,62 - 10003c: 7c 23 20 40 cmpld r3,r4 - 100040: 7d 80 00 26 mfcr r12 - 100044: 4e 80 00 20 blr - -0000000000100048 : - 100048: 7c 03 20 40 cmplw r3,r4 - 10004c: 7d 80 00 26 mfcr r12 - 100050: 4e 80 00 20 blr - -0000000000100054 : - 100054: 38 60 00 01 li r3,1 - 100058: 78 63 07 c6 rldicr r3,r3,32,31 - 10005c: 78 64 0f a4 rldicr r4,r3,1,62 - 100060: 7c 03 20 40 cmplw r3,r4 - 100064: 7d 80 00 26 mfcr r12 - 100068: 4e 80 00 20 blr - -000000000010006c : - 10006c: 7c 03 20 40 cmplw r3,r4 - 100070: 7d 80 00 26 mfcr r12 - 100074: 4e 80 00 20 blr - -0000000000100078 : - 100078: 38 80 00 01 li r4,1 - 10007c: 78 84 07 c6 rldicr r4,r4,32,31 - 100080: 78 83 0f a4 rldicr r3,r4,1,62 - 100084: 7c 03 20 40 cmplw r3,r4 - 100088: 7d 80 00 26 mfcr r12 - 10008c: 4e 80 00 20 blr - -0000000000100090 : - 100090: 7c 03 20 40 cmplw r3,r4 - 100094: 7d 80 00 26 mfcr r12 - 100098: 4e 80 00 20 blr - -000000000010009c : - 10009c: 38 60 00 01 li r3,1 - 1000a0: 38 80 00 02 li r4,2 - 1000a4: 7c 03 20 40 cmplw r3,r4 - 1000a8: 7d 80 00 26 mfcr r12 - 1000ac: 4e 80 00 20 blr - -00000000001000b0 : - 1000b0: 7c 03 20 40 cmplw r3,r4 - 1000b4: 7d 80 00 26 mfcr r12 - 1000b8: 4e 80 00 20 blr - -00000000001000bc : - 1000bc: 38 60 00 02 li r3,2 - 1000c0: 38 80 00 01 li r4,1 - 1000c4: 7c 03 20 40 cmplw r3,r4 - 1000c8: 7d 80 00 26 mfcr r12 - 1000cc: 4e 80 00 20 blr - -00000000001000d0 : - 1000d0: 7c 03 20 40 cmplw r3,r4 - 1000d4: 7d 80 00 26 mfcr r12 - 1000d8: 4e 80 00 20 blr - -00000000001000dc : - 1000dc: 38 60 00 01 li r3,1 - 1000e0: 78 63 07 c6 rldicr r3,r3,32,31 - 1000e4: 78 64 0f a4 rldicr r4,r3,1,62 - 1000e8: 38 63 00 02 addi r3,r3,2 - 1000ec: 38 84 00 01 addi r4,r4,1 - 1000f0: 7c 03 20 40 cmplw r3,r4 - 1000f4: 7d 80 00 26 mfcr r12 - 1000f8: 4e 80 00 20 blr - -00000000001000fc : - 1000fc: 7c 03 20 40 cmplw r3,r4 - 100100: 7d 80 00 26 mfcr r12 - 100104: 4e 80 00 20 blr - -0000000000100108 : - 100108: 3c 60 7f ff lis r3,32767 - 10010c: 60 63 ff ff ori r3,r3,65535 - 100110: 7c 63 18 f8 not r3,r3 - 100114: 38 80 00 01 li r4,1 - 100118: 78 84 f8 24 rldicr r4,r4,31,32 - 10011c: 7c 03 20 40 cmplw r3,r4 - 100120: 7d 80 00 26 mfcr r12 - 100124: 4e 80 00 20 blr - -0000000000100128 : - 100128: 7e 83 20 40 cmplw cr5,r3,r4 - 10012c: 7d 80 00 26 mfcr r12 - 100130: 4e 80 00 20 blr - -0000000000100134 : - 100134: 38 60 00 01 li r3,1 - 100138: 38 80 00 02 li r4,2 - 10013c: 7e 83 20 40 cmplw cr5,r3,r4 - 100140: 7d 80 00 26 mfcr r12 - 100144: 4e 80 00 20 blr - -0000000000100148 : - 100148: 7d 83 20 40 cmplw cr3,r3,r4 - 10014c: 7d 80 00 26 mfcr r12 - 100150: 4e 80 00 20 blr - -0000000000100154 : - 100154: 38 60 00 02 li r3,2 - 100158: 38 80 00 01 li r4,1 - 10015c: 7d 83 20 40 cmplw cr3,r3,r4 - 100160: 7d 80 00 26 mfcr r12 - 100164: 4e 80 00 20 blr diff --git a/src/xenia/cpu/frontend/test/bin/instr_cmpl.map b/src/xenia/cpu/frontend/test/bin/instr_cmpl.map deleted file mode 100644 index 817e3550f..000000000 --- a/src/xenia/cpu/frontend/test/bin/instr_cmpl.map +++ /dev/null @@ -1,20 +0,0 @@ -0000000000000000 t test_cmpld_1 -000000000000000c t test_cmpld_1_constant -0000000000000024 t test_cmpld_2 -0000000000000030 t test_cmpld_2_constant -0000000000000048 t test_cmplw_1 -0000000000000054 t test_cmplw_1_constant -000000000000006c t test_cmplw_2 -0000000000000078 t test_cmplw_2_constant -0000000000000090 t test_cmplw_3 -000000000000009c t test_cmplw_3_constant -00000000000000b0 t test_cmplw_4 -00000000000000bc t test_cmplw_4_constant -00000000000000d0 t test_cmplw_5 -00000000000000dc t test_cmplw_5_constant -00000000000000fc t test_cmplw_6 -0000000000000108 t test_cmplw_6_constant -0000000000000128 t test_cmpl_1 -0000000000000134 t test_cmpl_1_constant -0000000000000148 t test_cmpl_2 -0000000000000154 t test_cmpl_2_constant diff --git a/src/xenia/cpu/frontend/test/bin/instr_cmpli.bin b/src/xenia/cpu/frontend/test/bin/instr_cmpli.bin deleted file mode 100644 index b31d1bc4854dd93594a0865fe8db6bba3727f60a..0000000000000000000000000000000000000000 GIT binary patch literal 0 HcmV?d00001 literal 216 zcmdN;W?-sqU{LdGU{J6~U|_6BW: - 100000: 28 23 00 02 cmpldi r3,2 - 100004: 7d 80 00 26 mfcr r12 - 100008: 4e 80 00 20 blr - -000000000010000c : - 10000c: 38 60 00 01 li r3,1 - 100010: 78 63 07 c6 rldicr r3,r3,32,31 - 100014: 28 23 00 02 cmpldi r3,2 - 100018: 7d 80 00 26 mfcr r12 - 10001c: 4e 80 00 20 blr - -0000000000100020 : - 100020: 28 23 00 02 cmpldi r3,2 - 100024: 7d 80 00 26 mfcr r12 - 100028: 4e 80 00 20 blr - -000000000010002c : - 10002c: 38 60 00 01 li r3,1 - 100030: 28 23 00 02 cmpldi r3,2 - 100034: 7d 80 00 26 mfcr r12 - 100038: 4e 80 00 20 blr - -000000000010003c : - 10003c: 28 03 00 02 cmplwi r3,2 - 100040: 7d 80 00 26 mfcr r12 - 100044: 4e 80 00 20 blr - -0000000000100048 : - 100048: 38 60 00 01 li r3,1 - 10004c: 78 63 07 c6 rldicr r3,r3,32,31 - 100050: 28 03 00 02 cmplwi r3,2 - 100054: 7d 80 00 26 mfcr r12 - 100058: 4e 80 00 20 blr - -000000000010005c : - 10005c: 28 03 00 01 cmplwi r3,1 - 100060: 7d 80 00 26 mfcr r12 - 100064: 4e 80 00 20 blr - -0000000000100068 : - 100068: 38 60 00 02 li r3,2 - 10006c: 28 03 00 01 cmplwi r3,1 - 100070: 7d 80 00 26 mfcr r12 - 100074: 4e 80 00 20 blr - -0000000000100078 : - 100078: 28 03 00 01 cmplwi r3,1 - 10007c: 7d 80 00 26 mfcr r12 - 100080: 4e 80 00 20 blr - -0000000000100084 : - 100084: 38 60 00 01 li r3,1 - 100088: 78 63 07 c6 rldicr r3,r3,32,31 - 10008c: 78 64 0f a4 rldicr r4,r3,1,62 - 100090: 38 63 00 02 addi r3,r3,2 - 100094: 28 03 00 01 cmplwi r3,1 - 100098: 7d 80 00 26 mfcr r12 - 10009c: 4e 80 00 20 blr - -00000000001000a0 : - 1000a0: 2a 83 00 02 cmplwi cr5,r3,2 - 1000a4: 7d 80 00 26 mfcr r12 - 1000a8: 4e 80 00 20 blr - -00000000001000ac : - 1000ac: 38 60 00 01 li r3,1 - 1000b0: 2a 83 00 02 cmplwi cr5,r3,2 - 1000b4: 7d 80 00 26 mfcr r12 - 1000b8: 4e 80 00 20 blr - -00000000001000bc : - 1000bc: 29 83 00 01 cmplwi cr3,r3,1 - 1000c0: 7d 80 00 26 mfcr r12 - 1000c4: 4e 80 00 20 blr - -00000000001000c8 : - 1000c8: 38 60 00 02 li r3,2 - 1000cc: 29 83 00 01 cmplwi cr3,r3,1 - 1000d0: 7d 80 00 26 mfcr r12 - 1000d4: 4e 80 00 20 blr diff --git a/src/xenia/cpu/frontend/test/bin/instr_cmpli.map b/src/xenia/cpu/frontend/test/bin/instr_cmpli.map deleted file mode 100644 index bd49541f6..000000000 --- a/src/xenia/cpu/frontend/test/bin/instr_cmpli.map +++ /dev/null @@ -1,14 +0,0 @@ -0000000000000000 t test_cmpldi_1 -000000000000000c t test_cmpldi_1_constant -0000000000000020 t test_cmpldi_2 -000000000000002c t test_cmpldi_2_constant -000000000000003c t test_cmplwi_1 -0000000000000048 t test_cmplwi_1_constant -000000000000005c t test_cmplwi_2 -0000000000000068 t test_cmplwi_2_constant -0000000000000078 t test_cmplwi_5 -0000000000000084 t test_cmplwi_5_constant -00000000000000a0 t test_cmpli_1 -00000000000000ac t test_cmpli_1_constant -00000000000000bc t test_cmpli_2 -00000000000000c8 t test_cmpli_2_constant diff --git a/src/xenia/cpu/frontend/test/bin/instr_cntlzd.bin b/src/xenia/cpu/frontend/test/bin/instr_cntlzd.bin deleted file mode 100644 index d4b938a275434fb3c43aa784a990a5afdc72c9b7..0000000000000000000000000000000000000000 GIT binary patch literal 0 HcmV?d00001 literal 84 tcmb: - 100000: 7c a6 00 74 cntlzd r6,r5 - 100004: 4e 80 00 20 blr - -0000000000100008 : - 100008: 38 a0 00 00 li r5,0 - 10000c: 7c a6 00 74 cntlzd r6,r5 - 100010: 4e 80 00 20 blr - -0000000000100014 : - 100014: 7c a6 00 74 cntlzd r6,r5 - 100018: 4e 80 00 20 blr - -000000000010001c : - 10001c: 38 a0 00 01 li r5,1 - 100020: 7c a6 00 74 cntlzd r6,r5 - 100024: 4e 80 00 20 blr - -0000000000100028 : - 100028: 7c a6 00 74 cntlzd r6,r5 - 10002c: 4e 80 00 20 blr - -0000000000100030 : - 100030: 38 a0 ff ff li r5,-1 - 100034: 7c a6 00 74 cntlzd r6,r5 - 100038: 4e 80 00 20 blr - -000000000010003c : - 10003c: 7c a6 00 74 cntlzd r6,r5 - 100040: 4e 80 00 20 blr - -0000000000100044 : - 100044: 38 a0 ff ff li r5,-1 - 100048: 78 a5 f8 42 rldicl r5,r5,63,1 - 10004c: 7c a6 00 74 cntlzd r6,r5 - 100050: 4e 80 00 20 blr diff --git a/src/xenia/cpu/frontend/test/bin/instr_cntlzd.map b/src/xenia/cpu/frontend/test/bin/instr_cntlzd.map deleted file mode 100644 index f2817f50d..000000000 --- a/src/xenia/cpu/frontend/test/bin/instr_cntlzd.map +++ /dev/null @@ -1,8 +0,0 @@ -0000000000000000 t test_cntlzd_1 -0000000000000008 t test_cntlzd_1_constant -0000000000000014 t test_cntlzd_2 -000000000000001c t test_cntlzd_2_constant -0000000000000028 t test_cntlzd_3 -0000000000000030 t test_cntlzd_3_constant -000000000000003c t test_cntlzd_4 -0000000000000044 t test_cntlzd_4_constant diff --git a/src/xenia/cpu/frontend/test/bin/instr_cntlzw.bin b/src/xenia/cpu/frontend/test/bin/instr_cntlzw.bin deleted file mode 100644 index 1049c8f97eb3ca989bd32c287058f2bcc853b138..0000000000000000000000000000000000000000 GIT binary patch literal 0 HcmV?d00001 literal 116 zcmbR@~r4HB: - 100000: 7c a6 00 34 cntlzw r6,r5 - 100004: 4e 80 00 20 blr - -0000000000100008 : - 100008: 38 a0 00 00 li r5,0 - 10000c: 7c a6 00 34 cntlzw r6,r5 - 100010: 4e 80 00 20 blr - -0000000000100014 : - 100014: 7c a6 00 34 cntlzw r6,r5 - 100018: 4e 80 00 20 blr - -000000000010001c : - 10001c: 38 a0 00 01 li r5,1 - 100020: 7c a6 00 34 cntlzw r6,r5 - 100024: 4e 80 00 20 blr - -0000000000100028 : - 100028: 7c a6 00 34 cntlzw r6,r5 - 10002c: 4e 80 00 20 blr - -0000000000100030 : - 100030: 38 a0 ff ff li r5,-1 - 100034: 54 a5 00 3e rotlwi r5,r5,0 - 100038: 7c a6 00 34 cntlzw r6,r5 - 10003c: 4e 80 00 20 blr - -0000000000100040 : - 100040: 7c a6 00 34 cntlzw r6,r5 - 100044: 4e 80 00 20 blr - -0000000000100048 : - 100048: 38 a0 ff ff li r5,-1 - 10004c: 54 a5 f8 7e rlwinm r5,r5,31,1,31 - 100050: 7c a6 00 34 cntlzw r6,r5 - 100054: 4e 80 00 20 blr - -0000000000100058 : - 100058: 7c a6 00 34 cntlzw r6,r5 - 10005c: 4e 80 00 20 blr - -0000000000100060 : - 100060: 38 a0 ff ff li r5,-1 - 100064: 78 a5 07 c6 rldicr r5,r5,32,31 - 100068: 38 a5 00 01 addi r5,r5,1 - 10006c: 7c a6 00 34 cntlzw r6,r5 - 100070: 4e 80 00 20 blr diff --git a/src/xenia/cpu/frontend/test/bin/instr_cntlzw.map b/src/xenia/cpu/frontend/test/bin/instr_cntlzw.map deleted file mode 100644 index e1044091f..000000000 --- a/src/xenia/cpu/frontend/test/bin/instr_cntlzw.map +++ /dev/null @@ -1,10 +0,0 @@ -0000000000000000 t test_cntlzw_1 -0000000000000008 t test_cntlzw_1_constant -0000000000000014 t test_cntlzw_2 -000000000000001c t test_cntlzw_2_constant -0000000000000028 t test_cntlzw_3 -0000000000000030 t test_cntlzw_3_constant -0000000000000040 t test_cntlzw_4 -0000000000000048 t test_cntlzw_4_constant -0000000000000058 t test_cntlzw_5 -0000000000000060 t test_cntlzw_5_constant diff --git a/src/xenia/cpu/frontend/test/bin/instr_divd.bin b/src/xenia/cpu/frontend/test/bin/instr_divd.bin deleted file mode 100644 index bbd24d2bd967c88519f828087a4b5cfcc20a3882..0000000000000000000000000000000000000000 GIT binary patch literal 0 HcmV?d00001 literal 168 zcmb: - 100000: 7c 64 2b d2 divd r3,r4,r5 - 100004: 4e 80 00 20 blr - -0000000000100008 : - 100008: 38 80 00 01 li r4,1 - 10000c: 38 a0 00 02 li r5,2 - 100010: 7c 64 2b d2 divd r3,r4,r5 - 100014: 4e 80 00 20 blr - -0000000000100018 : - 100018: 7c 64 2b d2 divd r3,r4,r5 - 10001c: 4e 80 00 20 blr - -0000000000100020 : - 100020: 38 80 00 02 li r4,2 - 100024: 38 a0 00 01 li r5,1 - 100028: 7c 64 2b d2 divd r3,r4,r5 - 10002c: 4e 80 00 20 blr - -0000000000100030 : - 100030: 7c 64 2b d2 divd r3,r4,r5 - 100034: 4e 80 00 20 blr - -0000000000100038 : - 100038: 38 80 00 23 li r4,35 - 10003c: 38 a0 00 07 li r5,7 - 100040: 7c 64 2b d2 divd r3,r4,r5 - 100044: 4e 80 00 20 blr - -0000000000100048 : - 100048: 7c 64 2b d2 divd r3,r4,r5 - 10004c: 4e 80 00 20 blr - -0000000000100050 : - 100050: 38 80 00 00 li r4,0 - 100054: 38 a0 00 01 li r5,1 - 100058: 7c 64 2b d2 divd r3,r4,r5 - 10005c: 4e 80 00 20 blr - -0000000000100060 : - 100060: 7c 64 2b d2 divd r3,r4,r5 - 100064: 4e 80 00 20 blr - -0000000000100068 : - 100068: 38 80 ff ff li r4,-1 - 10006c: 38 a0 00 01 li r5,1 - 100070: 7c 64 2b d2 divd r3,r4,r5 - 100074: 4e 80 00 20 blr - -0000000000100078 : - 100078: 7c 64 2b d2 divd r3,r4,r5 - 10007c: 4e 80 00 20 blr - -0000000000100080 : - 100080: 38 80 ff ff li r4,-1 - 100084: 38 a0 ff ff li r5,-1 - 100088: 7c 64 2b d2 divd r3,r4,r5 - 10008c: 4e 80 00 20 blr - -0000000000100090 : - 100090: 7c 64 2b d2 divd r3,r4,r5 - 100094: 4e 80 00 20 blr - -0000000000100098 : - 100098: 38 80 00 01 li r4,1 - 10009c: 38 a0 ff ff li r5,-1 - 1000a0: 7c 64 2b d2 divd r3,r4,r5 - 1000a4: 4e 80 00 20 blr diff --git a/src/xenia/cpu/frontend/test/bin/instr_divd.map b/src/xenia/cpu/frontend/test/bin/instr_divd.map deleted file mode 100644 index c66ff9053..000000000 --- a/src/xenia/cpu/frontend/test/bin/instr_divd.map +++ /dev/null @@ -1,14 +0,0 @@ -0000000000000000 t test_divd_1 -0000000000000008 t test_divd_1_constant -0000000000000018 t test_divd_3 -0000000000000020 t test_divd_3_constant -0000000000000030 t test_divd_4 -0000000000000038 t test_divd_4_constant -0000000000000048 t test_divd_5 -0000000000000050 t test_divd_5_constant -0000000000000060 t test_divd_6 -0000000000000068 t test_divd_6_constant -0000000000000078 t test_divd_7 -0000000000000080 t test_divd_7_constant -0000000000000090 t test_divd_8 -0000000000000098 t test_divd_8_constant diff --git a/src/xenia/cpu/frontend/test/bin/instr_divdu.bin b/src/xenia/cpu/frontend/test/bin/instr_divdu.bin deleted file mode 100644 index f82c79444742e0d4e0dd958466dc8dfc213764c9..0000000000000000000000000000000000000000 GIT binary patch literal 0 HcmV?d00001 literal 196 zcmb: - 100000: 7c 64 2b 92 divdu r3,r4,r5 - 100004: 4e 80 00 20 blr - -0000000000100008 : - 100008: 38 80 00 01 li r4,1 - 10000c: 38 a0 00 02 li r5,2 - 100010: 7c 64 2b 92 divdu r3,r4,r5 - 100014: 4e 80 00 20 blr - -0000000000100018 : - 100018: 7c 64 2b 92 divdu r3,r4,r5 - 10001c: 4e 80 00 20 blr - -0000000000100020 : - 100020: 38 80 00 02 li r4,2 - 100024: 38 a0 00 01 li r5,1 - 100028: 7c 64 2b 92 divdu r3,r4,r5 - 10002c: 4e 80 00 20 blr - -0000000000100030 : - 100030: 7c 64 2b 92 divdu r3,r4,r5 - 100034: 4e 80 00 20 blr - -0000000000100038 : - 100038: 38 80 00 23 li r4,35 - 10003c: 38 a0 00 07 li r5,7 - 100040: 7c 64 2b 92 divdu r3,r4,r5 - 100044: 4e 80 00 20 blr - -0000000000100048 : - 100048: 7c 64 2b 92 divdu r3,r4,r5 - 10004c: 4e 80 00 20 blr - -0000000000100050 : - 100050: 38 80 00 00 li r4,0 - 100054: 38 a0 00 01 li r5,1 - 100058: 7c 64 2b 92 divdu r3,r4,r5 - 10005c: 4e 80 00 20 blr - -0000000000100060 : - 100060: 7c 64 2b 92 divdu r3,r4,r5 - 100064: 4e 80 00 20 blr - -0000000000100068 : - 100068: 38 80 ff ff li r4,-1 - 10006c: 38 a0 00 01 li r5,1 - 100070: 7c 64 2b 92 divdu r3,r4,r5 - 100074: 4e 80 00 20 blr - -0000000000100078 : - 100078: 7c 64 2b 92 divdu r3,r4,r5 - 10007c: 4e 80 00 20 blr - -0000000000100080 : - 100080: 38 80 ff ff li r4,-1 - 100084: 38 a0 ff ff li r5,-1 - 100088: 7c 64 2b 92 divdu r3,r4,r5 - 10008c: 4e 80 00 20 blr - -0000000000100090 : - 100090: 7c 64 2b 92 divdu r3,r4,r5 - 100094: 4e 80 00 20 blr - -0000000000100098 : - 100098: 38 80 00 01 li r4,1 - 10009c: 38 a0 ff ff li r5,-1 - 1000a0: 7c 64 2b 92 divdu r3,r4,r5 - 1000a4: 4e 80 00 20 blr - -00000000001000a8 : - 1000a8: 7c 64 2b 92 divdu r3,r4,r5 - 1000ac: 4e 80 00 20 blr - -00000000001000b0 : - 1000b0: 38 80 00 01 li r4,1 - 1000b4: 78 84 f8 06 rldicr r4,r4,63,0 - 1000b8: 38 a0 ff ff li r5,-1 - 1000bc: 7c 64 2b 92 divdu r3,r4,r5 - 1000c0: 4e 80 00 20 blr diff --git a/src/xenia/cpu/frontend/test/bin/instr_divdu.map b/src/xenia/cpu/frontend/test/bin/instr_divdu.map deleted file mode 100644 index 38ae2481e..000000000 --- a/src/xenia/cpu/frontend/test/bin/instr_divdu.map +++ /dev/null @@ -1,16 +0,0 @@ -0000000000000000 t test_divdu_1 -0000000000000008 t test_divdu_1_constant -0000000000000018 t test_divdu_3 -0000000000000020 t test_divdu_3_constant -0000000000000030 t test_divdu_4 -0000000000000038 t test_divdu_4_constant -0000000000000048 t test_divdu_5 -0000000000000050 t test_divdu_5_constant -0000000000000060 t test_divdu_6 -0000000000000068 t test_divdu_6_constant -0000000000000078 t test_divdu_7 -0000000000000080 t test_divdu_7_constant -0000000000000090 t test_divdu_8 -0000000000000098 t test_divdu_8_constant -00000000000000a8 t test_divdu_9 -00000000000000b0 t test_divdu_9_constant diff --git a/src/xenia/cpu/frontend/test/bin/instr_divw.bin b/src/xenia/cpu/frontend/test/bin/instr_divw.bin deleted file mode 100644 index c0e229e23726a33e1a57a11e0eb5dbe1911b1556..0000000000000000000000000000000000000000 GIT binary patch literal 0 HcmV?d00001 literal 252 zcmb: - 100000: 7c 64 2b d6 divw r3,r4,r5 - 100004: 4e 80 00 20 blr - -0000000000100008 : - 100008: 38 80 00 01 li r4,1 - 10000c: 38 a0 00 02 li r5,2 - 100010: 7c 64 2b d6 divw r3,r4,r5 - 100014: 4e 80 00 20 blr - -0000000000100018 : - 100018: 7c 64 2b d6 divw r3,r4,r5 - 10001c: 4e 80 00 20 blr - -0000000000100020 : - 100020: 38 80 00 02 li r4,2 - 100024: 38 a0 00 01 li r5,1 - 100028: 7c 64 2b d6 divw r3,r4,r5 - 10002c: 4e 80 00 20 blr - -0000000000100030 : - 100030: 7c 64 2b d6 divw r3,r4,r5 - 100034: 4e 80 00 20 blr - -0000000000100038 : - 100038: 38 80 00 23 li r4,35 - 10003c: 38 a0 00 07 li r5,7 - 100040: 7c 64 2b d6 divw r3,r4,r5 - 100044: 4e 80 00 20 blr - -0000000000100048 : - 100048: 7c 64 2b d6 divw r3,r4,r5 - 10004c: 4e 80 00 20 blr - -0000000000100050 : - 100050: 38 80 00 00 li r4,0 - 100054: 38 a0 00 01 li r5,1 - 100058: 7c 64 2b d6 divw r3,r4,r5 - 10005c: 4e 80 00 20 blr - -0000000000100060 : - 100060: 7c 64 2b d6 divw r3,r4,r5 - 100064: 4e 80 00 20 blr - -0000000000100068 : - 100068: 38 80 ff ff li r4,-1 - 10006c: 38 a0 00 01 li r5,1 - 100070: 7c 64 2b d6 divw r3,r4,r5 - 100074: 4e 80 00 20 blr - -0000000000100078 : - 100078: 7c 64 2b d6 divw r3,r4,r5 - 10007c: 4e 80 00 20 blr - -0000000000100080 : - 100080: 38 80 ff ff li r4,-1 - 100084: 38 a0 ff ff li r5,-1 - 100088: 7c 64 2b d6 divw r3,r4,r5 - 10008c: 4e 80 00 20 blr - -0000000000100090 : - 100090: 7c 64 2b d6 divw r3,r4,r5 - 100094: 4e 80 00 20 blr - -0000000000100098 : - 100098: 38 80 00 01 li r4,1 - 10009c: 38 a0 ff ff li r5,-1 - 1000a0: 7c 64 2b d6 divw r3,r4,r5 - 1000a4: 4e 80 00 20 blr - -00000000001000a8 : - 1000a8: 7c 64 2b d6 divw r3,r4,r5 - 1000ac: 4e 80 00 20 blr - -00000000001000b0 : - 1000b0: 38 80 ff ff li r4,-1 - 1000b4: 78 84 00 60 clrldi r4,r4,33 - 1000b8: 38 a0 00 01 li r5,1 - 1000bc: 7c 64 2b d6 divw r3,r4,r5 - 1000c0: 4e 80 00 20 blr - -00000000001000c4 : - 1000c4: 7c 64 2b d6 divw r3,r4,r5 - 1000c8: 4e 80 00 20 blr - -00000000001000cc : - 1000cc: 38 80 ff ff li r4,-1 - 1000d0: 78 84 00 60 clrldi r4,r4,33 - 1000d4: 7c 85 23 78 mr r5,r4 - 1000d8: 7c 64 2b d6 divw r3,r4,r5 - 1000dc: 4e 80 00 20 blr - -00000000001000e0 : - 1000e0: 7c 64 2b d6 divw r3,r4,r5 - 1000e4: 4e 80 00 20 blr - -00000000001000e8 : - 1000e8: 38 80 00 01 li r4,1 - 1000ec: 38 a0 ff ff li r5,-1 - 1000f0: 78 a5 00 60 clrldi r5,r5,33 - 1000f4: 7c 64 2b d6 divw r3,r4,r5 - 1000f8: 4e 80 00 20 blr diff --git a/src/xenia/cpu/frontend/test/bin/instr_divw.map b/src/xenia/cpu/frontend/test/bin/instr_divw.map deleted file mode 100644 index 87d6ff948..000000000 --- a/src/xenia/cpu/frontend/test/bin/instr_divw.map +++ /dev/null @@ -1,20 +0,0 @@ -0000000000000000 t test_divw_1 -0000000000000008 t test_divw_1_constant -0000000000000018 t test_divw_3 -0000000000000020 t test_divw_3_constant -0000000000000030 t test_divw_4 -0000000000000038 t test_divw_4_constant -0000000000000048 t test_divw_5 -0000000000000050 t test_divw_5_constant -0000000000000060 t test_divw_6 -0000000000000068 t test_divw_6_constant -0000000000000078 t test_divw_7 -0000000000000080 t test_divw_7_constant -0000000000000090 t test_divw_8 -0000000000000098 t test_divw_8_constant -00000000000000a8 t test_divw_9 -00000000000000b0 t test_divw_9_constant -00000000000000c4 t test_divw_10 -00000000000000cc t test_divw_10_constant -00000000000000e0 t test_divw_11 -00000000000000e8 t test_divw_11_constant diff --git a/src/xenia/cpu/frontend/test/bin/instr_divwu.bin b/src/xenia/cpu/frontend/test/bin/instr_divwu.bin deleted file mode 100644 index 61d466e46c8b396d61d7e4a9e5114a3b3fc21967..0000000000000000000000000000000000000000 GIT binary patch literal 0 HcmV?d00001 literal 280 zcmb: - 100000: 7c 64 2b 96 divwu r3,r4,r5 - 100004: 4e 80 00 20 blr - -0000000000100008 : - 100008: 38 80 00 01 li r4,1 - 10000c: 38 a0 00 02 li r5,2 - 100010: 7c 64 2b 96 divwu r3,r4,r5 - 100014: 4e 80 00 20 blr - -0000000000100018 : - 100018: 7c 64 2b 96 divwu r3,r4,r5 - 10001c: 4e 80 00 20 blr - -0000000000100020 : - 100020: 38 80 00 02 li r4,2 - 100024: 38 a0 00 01 li r5,1 - 100028: 7c 64 2b 96 divwu r3,r4,r5 - 10002c: 4e 80 00 20 blr - -0000000000100030 : - 100030: 7c 64 2b 96 divwu r3,r4,r5 - 100034: 4e 80 00 20 blr - -0000000000100038 : - 100038: 38 80 00 23 li r4,35 - 10003c: 38 a0 00 07 li r5,7 - 100040: 7c 64 2b 96 divwu r3,r4,r5 - 100044: 4e 80 00 20 blr - -0000000000100048 : - 100048: 7c 64 2b 96 divwu r3,r4,r5 - 10004c: 4e 80 00 20 blr - -0000000000100050 : - 100050: 38 80 00 00 li r4,0 - 100054: 38 a0 00 01 li r5,1 - 100058: 7c 64 2b 96 divwu r3,r4,r5 - 10005c: 4e 80 00 20 blr - -0000000000100060 : - 100060: 7c 64 2b 96 divwu r3,r4,r5 - 100064: 4e 80 00 20 blr - -0000000000100068 : - 100068: 38 80 ff ff li r4,-1 - 10006c: 38 a0 00 01 li r5,1 - 100070: 7c 64 2b 96 divwu r3,r4,r5 - 100074: 4e 80 00 20 blr - -0000000000100078 : - 100078: 7c 64 2b 96 divwu r3,r4,r5 - 10007c: 4e 80 00 20 blr - -0000000000100080 : - 100080: 38 80 ff ff li r4,-1 - 100084: 38 a0 ff ff li r5,-1 - 100088: 7c 64 2b 96 divwu r3,r4,r5 - 10008c: 4e 80 00 20 blr - -0000000000100090 : - 100090: 7c 64 2b 96 divwu r3,r4,r5 - 100094: 4e 80 00 20 blr - -0000000000100098 : - 100098: 38 80 00 01 li r4,1 - 10009c: 38 a0 ff ff li r5,-1 - 1000a0: 7c 64 2b 96 divwu r3,r4,r5 - 1000a4: 4e 80 00 20 blr - -00000000001000a8 : - 1000a8: 7c 64 2b 96 divwu r3,r4,r5 - 1000ac: 4e 80 00 20 blr - -00000000001000b0 : - 1000b0: 38 80 ff ff li r4,-1 - 1000b4: 78 84 00 60 clrldi r4,r4,33 - 1000b8: 38 a0 00 01 li r5,1 - 1000bc: 7c 64 2b 96 divwu r3,r4,r5 - 1000c0: 4e 80 00 20 blr - -00000000001000c4 : - 1000c4: 7c 64 2b 96 divwu r3,r4,r5 - 1000c8: 4e 80 00 20 blr - -00000000001000cc : - 1000cc: 38 80 ff ff li r4,-1 - 1000d0: 78 84 00 60 clrldi r4,r4,33 - 1000d4: 7c 85 23 78 mr r5,r4 - 1000d8: 7c 64 2b 96 divwu r3,r4,r5 - 1000dc: 4e 80 00 20 blr - -00000000001000e0 : - 1000e0: 7c 64 2b 96 divwu r3,r4,r5 - 1000e4: 4e 80 00 20 blr - -00000000001000e8 : - 1000e8: 38 80 00 01 li r4,1 - 1000ec: 38 a0 ff ff li r5,-1 - 1000f0: 78 a5 00 60 clrldi r5,r5,33 - 1000f4: 7c 64 2b 96 divwu r3,r4,r5 - 1000f8: 4e 80 00 20 blr - -00000000001000fc : - 1000fc: 7c 64 2b 96 divwu r3,r4,r5 - 100100: 4e 80 00 20 blr - -0000000000100104 : - 100104: 38 80 00 01 li r4,1 - 100108: 78 84 f8 24 rldicr r4,r4,31,32 - 10010c: 38 a0 ff ff li r5,-1 - 100110: 7c 64 2b 96 divwu r3,r4,r5 - 100114: 4e 80 00 20 blr diff --git a/src/xenia/cpu/frontend/test/bin/instr_divwu.map b/src/xenia/cpu/frontend/test/bin/instr_divwu.map deleted file mode 100644 index c5704f874..000000000 --- a/src/xenia/cpu/frontend/test/bin/instr_divwu.map +++ /dev/null @@ -1,22 +0,0 @@ -0000000000000000 t test_divwu_1 -0000000000000008 t test_divwu_1_constant -0000000000000018 t test_divwu_3 -0000000000000020 t test_divwu_3_constant -0000000000000030 t test_divwu_4 -0000000000000038 t test_divwu_4_constant -0000000000000048 t test_divwu_5 -0000000000000050 t test_divwu_5_constant -0000000000000060 t test_divwu_6 -0000000000000068 t test_divwu_6_constant -0000000000000078 t test_divwu_7 -0000000000000080 t test_divwu_7_constant -0000000000000090 t test_divwu_8 -0000000000000098 t test_divwu_8_constant -00000000000000a8 t test_divwu_9 -00000000000000b0 t test_divwu_9_constant -00000000000000c4 t test_divwu_10 -00000000000000cc t test_divwu_10_constant -00000000000000e0 t test_divwu_11 -00000000000000e8 t test_divwu_11_constant -00000000000000fc t test_divwu_12 -0000000000000104 t test_divwu_12_constant diff --git a/src/xenia/cpu/frontend/test/bin/instr_eqv.bin b/src/xenia/cpu/frontend/test/bin/instr_eqv.bin deleted file mode 100644 index c134dd44142a0f0916d193363b59a7c62922e6de..0000000000000000000000000000000000000000 GIT binary patch literal 0 HcmV?d00001 literal 192 zcmb: - 100000: 7c 83 2a 38 eqv r3,r4,r5 - 100004: 4e 80 00 20 blr - -0000000000100008 : - 100008: 38 80 00 00 li r4,0 - 10000c: 38 a0 00 01 li r5,1 - 100010: 7c 83 2a 38 eqv r3,r4,r5 - 100014: 4e 80 00 20 blr - -0000000000100018 : - 100018: 7c 83 2a 38 eqv r3,r4,r5 - 10001c: 4e 80 00 20 blr - -0000000000100020 : - 100020: 38 80 ff ff li r4,-1 - 100024: 38 a0 00 00 li r5,0 - 100028: 7c 83 2a 38 eqv r3,r4,r5 - 10002c: 4e 80 00 20 blr - -0000000000100030 : - 100030: 7c 83 2a 38 eqv r3,r4,r5 - 100034: 4e 80 00 20 blr - -0000000000100038 : - 100038: 38 80 ff ff li r4,-1 - 10003c: 38 a0 ff ff li r5,-1 - 100040: 7c 83 2a 38 eqv r3,r4,r5 - 100044: 4e 80 00 20 blr - -0000000000100048 : - 100048: 7c 83 2a 38 eqv r3,r4,r5 - 10004c: 4e 80 00 20 blr - -0000000000100050 : - 100050: 3c 80 de ad lis r4,-8531 - 100054: 60 84 be ef ori r4,r4,48879 - 100058: 78 85 07 c6 rldicr r5,r4,32,31 - 10005c: 78 84 00 20 clrldi r4,r4,32 - 100060: 7c a4 23 78 or r4,r5,r4 - 100064: 7c 85 23 78 mr r5,r4 - 100068: 7c 83 2a 38 eqv r3,r4,r5 - 10006c: 4e 80 00 20 blr - -0000000000100070 : - 100070: 7c 83 2a 38 eqv r3,r4,r5 - 100074: 4e 80 00 20 blr - -0000000000100078 : - 100078: 3c 80 de ad lis r4,-8531 - 10007c: 60 84 be ef ori r4,r4,48879 - 100080: 78 85 07 c6 rldicr r5,r4,32,31 - 100084: 78 84 00 20 clrldi r4,r4,32 - 100088: 7c a4 23 78 or r4,r5,r4 - 10008c: 38 a0 ff ff li r5,-1 - 100090: 7c 83 2a 38 eqv r3,r4,r5 - 100094: 4e 80 00 20 blr - -0000000000100098 : - 100098: 7c 83 2a 38 eqv r3,r4,r5 - 10009c: 4e 80 00 20 blr - -00000000001000a0 : - 1000a0: 3c 80 de ad lis r4,-8531 - 1000a4: 60 84 be ef ori r4,r4,48879 - 1000a8: 78 85 07 c6 rldicr r5,r4,32,31 - 1000ac: 78 84 00 20 clrldi r4,r4,32 - 1000b0: 7c a4 23 78 or r4,r5,r4 - 1000b4: 38 a0 00 00 li r5,0 - 1000b8: 7c 83 2a 38 eqv r3,r4,r5 - 1000bc: 4e 80 00 20 blr diff --git a/src/xenia/cpu/frontend/test/bin/instr_eqv.map b/src/xenia/cpu/frontend/test/bin/instr_eqv.map deleted file mode 100644 index 51d902831..000000000 --- a/src/xenia/cpu/frontend/test/bin/instr_eqv.map +++ /dev/null @@ -1,12 +0,0 @@ -0000000000000000 t test_eqv_1 -0000000000000008 t test_eqv_1_constant -0000000000000018 t test_eqv_2 -0000000000000020 t test_eqv_2_constant -0000000000000030 t test_eqv_3 -0000000000000038 t test_eqv_3_constant -0000000000000048 t test_eqv_4 -0000000000000050 t test_eqv_4_constant -0000000000000070 t test_eqv_5 -0000000000000078 t test_eqv_5_constant -0000000000000098 t test_eqv_6 -00000000000000a0 t test_eqv_6_constant diff --git a/src/xenia/cpu/frontend/test/bin/instr_extsb.bin b/src/xenia/cpu/frontend/test/bin/instr_extsb.bin deleted file mode 100644 index 6d9d762081bd91c0125f85988bc5fe4eb21d9a30..0000000000000000000000000000000000000000 GIT binary patch literal 0 HcmV?d00001 literal 200 zcmb!gUbT|zehaD diff --git a/src/xenia/cpu/frontend/test/bin/instr_extsb.dis b/src/xenia/cpu/frontend/test/bin/instr_extsb.dis deleted file mode 100644 index 3d1cbcca0..000000000 --- a/src/xenia/cpu/frontend/test/bin/instr_extsb.dis +++ /dev/null @@ -1,83 +0,0 @@ -Disassembly of section .text: - -0000000000100000 : - 100000: 7c 83 07 74 extsb r3,r4 - 100004: 4e 80 00 20 blr - -0000000000100008 : - 100008: 38 80 00 0f li r4,15 - 10000c: 7c 83 07 74 extsb r3,r4 - 100010: 4e 80 00 20 blr - -0000000000100014 : - 100014: 7c 83 07 74 extsb r3,r4 - 100018: 4e 80 00 20 blr - -000000000010001c : - 10001c: 38 80 00 7f li r4,127 - 100020: 7c 83 07 74 extsb r3,r4 - 100024: 4e 80 00 20 blr - -0000000000100028 : - 100028: 7c 83 07 74 extsb r3,r4 - 10002c: 4e 80 00 20 blr - -0000000000100030 : - 100030: 38 80 00 80 li r4,128 - 100034: 7c 83 07 74 extsb r3,r4 - 100038: 4e 80 00 20 blr - -000000000010003c : - 10003c: 7c 83 07 74 extsb r3,r4 - 100040: 4e 80 00 20 blr - -0000000000100044 : - 100044: 38 80 0f 7f li r4,3967 - 100048: 7c 84 20 f8 not r4,r4 - 10004c: 7c 83 07 74 extsb r3,r4 - 100050: 4e 80 00 20 blr - -0000000000100054 : - 100054: 7c 83 07 75 extsb. r3,r4 - 100058: 7d 80 00 26 mfcr r12 - 10005c: 4e 80 00 20 blr - -0000000000100060 : - 100060: 38 80 00 0f li r4,15 - 100064: 7c 83 07 75 extsb. r3,r4 - 100068: 7d 80 00 26 mfcr r12 - 10006c: 4e 80 00 20 blr - -0000000000100070 : - 100070: 7c 83 07 75 extsb. r3,r4 - 100074: 7d 80 00 26 mfcr r12 - 100078: 4e 80 00 20 blr - -000000000010007c : - 10007c: 38 80 00 7f li r4,127 - 100080: 7c 83 07 75 extsb. r3,r4 - 100084: 7d 80 00 26 mfcr r12 - 100088: 4e 80 00 20 blr - -000000000010008c : - 10008c: 7c 83 07 75 extsb. r3,r4 - 100090: 7d 80 00 26 mfcr r12 - 100094: 4e 80 00 20 blr - -0000000000100098 : - 100098: 38 80 00 80 li r4,128 - 10009c: 7c 83 07 75 extsb. r3,r4 - 1000a0: 7d 80 00 26 mfcr r12 - 1000a4: 4e 80 00 20 blr - -00000000001000a8 : - 1000a8: 7c 83 07 75 extsb. r3,r4 - 1000ac: 7d 80 00 26 mfcr r12 - 1000b0: 4e 80 00 20 blr - -00000000001000b4 : - 1000b4: 38 80 0f 7f li r4,3967 - 1000b8: 7c 84 20 f8 not r4,r4 - 1000bc: 7c 83 07 75 extsb. r3,r4 - 1000c0: 7d 80 00 26 mfcr r12 - 1000c4: 4e 80 00 20 blr diff --git a/src/xenia/cpu/frontend/test/bin/instr_extsb.map b/src/xenia/cpu/frontend/test/bin/instr_extsb.map deleted file mode 100644 index 9bda0cf75..000000000 --- a/src/xenia/cpu/frontend/test/bin/instr_extsb.map +++ /dev/null @@ -1,16 +0,0 @@ -0000000000000000 t test_extsb_1 -0000000000000008 t test_extsb_1_constant -0000000000000014 t test_extsb_2 -000000000000001c t test_extsb_2_constant -0000000000000028 t test_extsb_3 -0000000000000030 t test_extsb_3_constant -000000000000003c t test_extsb_4 -0000000000000044 t test_extsb_4_constant -0000000000000054 t test_extsb_cr_1 -0000000000000060 t test_extsb_cr_1_constant -0000000000000070 t test_extsb_cr_2 -000000000000007c t test_extsb_cr_2_constant -000000000000008c t test_extsb_cr_3 -0000000000000098 t test_extsb_cr_3_constant -00000000000000a8 t test_extsb_cr_4 -00000000000000b4 t test_extsb_cr_4_constant diff --git a/src/xenia/cpu/frontend/test/bin/instr_extsh.bin b/src/xenia/cpu/frontend/test/bin/instr_extsh.bin deleted file mode 100644 index c93d0377f5d6056d461da40615daabaf39515ba8..0000000000000000000000000000000000000000 GIT binary patch literal 0 HcmV?d00001 literal 216 zcmbUQ`+6D$S aB=g~XpguSoY7d-`DhIa@hdheCa5VrVjze1j diff --git a/src/xenia/cpu/frontend/test/bin/instr_extsh.dis b/src/xenia/cpu/frontend/test/bin/instr_extsh.dis deleted file mode 100644 index 4a23be96c..000000000 --- a/src/xenia/cpu/frontend/test/bin/instr_extsh.dis +++ /dev/null @@ -1,87 +0,0 @@ -Disassembly of section .text: - -0000000000100000 : - 100000: 7c 83 07 34 extsh r3,r4 - 100004: 4e 80 00 20 blr - -0000000000100008 : - 100008: 38 80 00 0f li r4,15 - 10000c: 7c 83 07 34 extsh r3,r4 - 100010: 4e 80 00 20 blr - -0000000000100014 : - 100014: 7c 83 07 34 extsh r3,r4 - 100018: 4e 80 00 20 blr - -000000000010001c : - 10001c: 38 80 7f ff li r4,32767 - 100020: 7c 83 07 34 extsh r3,r4 - 100024: 4e 80 00 20 blr - -0000000000100028 : - 100028: 7c 83 07 34 extsh r3,r4 - 10002c: 4e 80 00 20 blr - -0000000000100030 : - 100030: 38 80 00 80 li r4,128 - 100034: 78 84 45 e4 rldicr r4,r4,8,55 - 100038: 7c 83 07 34 extsh r3,r4 - 10003c: 4e 80 00 20 blr - -0000000000100040 : - 100040: 7c 83 07 34 extsh r3,r4 - 100044: 4e 80 00 20 blr - -0000000000100048 : - 100048: 38 80 0f 7f li r4,3967 - 10004c: 7c 84 20 f8 not r4,r4 - 100050: 78 84 45 e4 rldicr r4,r4,8,55 - 100054: 7c 83 07 34 extsh r3,r4 - 100058: 4e 80 00 20 blr - -000000000010005c : - 10005c: 7c 83 07 35 extsh. r3,r4 - 100060: 7d 80 00 26 mfcr r12 - 100064: 4e 80 00 20 blr - -0000000000100068 : - 100068: 38 80 00 0f li r4,15 - 10006c: 7c 83 07 35 extsh. r3,r4 - 100070: 7d 80 00 26 mfcr r12 - 100074: 4e 80 00 20 blr - -0000000000100078 : - 100078: 7c 83 07 35 extsh. r3,r4 - 10007c: 7d 80 00 26 mfcr r12 - 100080: 4e 80 00 20 blr - -0000000000100084 : - 100084: 38 80 7f ff li r4,32767 - 100088: 7c 83 07 35 extsh. r3,r4 - 10008c: 7d 80 00 26 mfcr r12 - 100090: 4e 80 00 20 blr - -0000000000100094 : - 100094: 7c 83 07 35 extsh. r3,r4 - 100098: 7d 80 00 26 mfcr r12 - 10009c: 4e 80 00 20 blr - -00000000001000a0 : - 1000a0: 38 80 00 80 li r4,128 - 1000a4: 78 84 45 e4 rldicr r4,r4,8,55 - 1000a8: 7c 83 07 35 extsh. r3,r4 - 1000ac: 7d 80 00 26 mfcr r12 - 1000b0: 4e 80 00 20 blr - -00000000001000b4 : - 1000b4: 7c 83 07 35 extsh. r3,r4 - 1000b8: 7d 80 00 26 mfcr r12 - 1000bc: 4e 80 00 20 blr - -00000000001000c0 : - 1000c0: 38 80 0f 7f li r4,3967 - 1000c4: 7c 84 20 f8 not r4,r4 - 1000c8: 78 84 45 e4 rldicr r4,r4,8,55 - 1000cc: 7c 83 07 35 extsh. r3,r4 - 1000d0: 7d 80 00 26 mfcr r12 - 1000d4: 4e 80 00 20 blr diff --git a/src/xenia/cpu/frontend/test/bin/instr_extsh.map b/src/xenia/cpu/frontend/test/bin/instr_extsh.map deleted file mode 100644 index 9a5355255..000000000 --- a/src/xenia/cpu/frontend/test/bin/instr_extsh.map +++ /dev/null @@ -1,16 +0,0 @@ -0000000000000000 t test_extsh_1 -0000000000000008 t test_extsh_1_constant -0000000000000014 t test_extsh_2 -000000000000001c t test_extsh_2_constant -0000000000000028 t test_extsh_3 -0000000000000030 t test_extsh_3_constant -0000000000000040 t test_extsh_4 -0000000000000048 t test_extsh_4_constant -000000000000005c t test_extsh_cr_1 -0000000000000068 t test_extsh_cr_1_constant -0000000000000078 t test_extsh_cr_2 -0000000000000084 t test_extsh_cr_2_constant -0000000000000094 t test_extsh_cr_3 -00000000000000a0 t test_extsh_cr_3_constant -00000000000000b4 t test_extsh_cr_4 -00000000000000c0 t test_extsh_cr_4_constant diff --git a/src/xenia/cpu/frontend/test/bin/instr_extsw.bin b/src/xenia/cpu/frontend/test/bin/instr_extsw.bin deleted file mode 100644 index 31e528a1299872f062cc17525f3a2c54acb7ca63..0000000000000000000000000000000000000000 GIT binary patch literal 0 HcmV?d00001 literal 224 zcmb: - 100000: 7c 83 07 b4 extsw r3,r4 - 100004: 4e 80 00 20 blr - -0000000000100008 : - 100008: 38 80 00 0f li r4,15 - 10000c: 7c 83 07 b4 extsw r3,r4 - 100010: 4e 80 00 20 blr - -0000000000100014 : - 100014: 7c 83 07 b4 extsw r3,r4 - 100018: 4e 80 00 20 blr - -000000000010001c : - 10001c: 3c 80 7f ff lis r4,32767 - 100020: 60 84 ff ff ori r4,r4,65535 - 100024: 7c 83 07 b4 extsw r3,r4 - 100028: 4e 80 00 20 blr - -000000000010002c : - 10002c: 7c 83 07 b4 extsw r3,r4 - 100030: 4e 80 00 20 blr - -0000000000100034 : - 100034: 38 80 00 80 li r4,128 - 100038: 78 84 c1 e4 rldicr r4,r4,24,39 - 10003c: 7c 83 07 b4 extsw r3,r4 - 100040: 4e 80 00 20 blr - -0000000000100044 : - 100044: 7c 83 07 b4 extsw r3,r4 - 100048: 4e 80 00 20 blr - -000000000010004c : - 10004c: 38 80 0f 7f li r4,3967 - 100050: 7c 84 20 f8 not r4,r4 - 100054: 78 84 c1 e4 rldicr r4,r4,24,39 - 100058: 7c 83 07 b4 extsw r3,r4 - 10005c: 4e 80 00 20 blr - -0000000000100060 : - 100060: 7c 83 07 b5 extsw. r3,r4 - 100064: 7d 80 00 26 mfcr r12 - 100068: 4e 80 00 20 blr - -000000000010006c : - 10006c: 38 80 00 0f li r4,15 - 100070: 7c 83 07 b5 extsw. r3,r4 - 100074: 7d 80 00 26 mfcr r12 - 100078: 4e 80 00 20 blr - -000000000010007c : - 10007c: 7c 83 07 b5 extsw. r3,r4 - 100080: 7d 80 00 26 mfcr r12 - 100084: 4e 80 00 20 blr - -0000000000100088 : - 100088: 3c 80 7f ff lis r4,32767 - 10008c: 60 84 ff ff ori r4,r4,65535 - 100090: 7c 83 07 b5 extsw. r3,r4 - 100094: 7d 80 00 26 mfcr r12 - 100098: 4e 80 00 20 blr - -000000000010009c : - 10009c: 7c 83 07 b5 extsw. r3,r4 - 1000a0: 7d 80 00 26 mfcr r12 - 1000a4: 4e 80 00 20 blr - -00000000001000a8 : - 1000a8: 38 80 00 80 li r4,128 - 1000ac: 78 84 c1 e4 rldicr r4,r4,24,39 - 1000b0: 7c 83 07 b5 extsw. r3,r4 - 1000b4: 7d 80 00 26 mfcr r12 - 1000b8: 4e 80 00 20 blr - -00000000001000bc : - 1000bc: 7c 83 07 b5 extsw. r3,r4 - 1000c0: 7d 80 00 26 mfcr r12 - 1000c4: 4e 80 00 20 blr - -00000000001000c8 : - 1000c8: 38 80 0f 7f li r4,3967 - 1000cc: 7c 84 20 f8 not r4,r4 - 1000d0: 78 84 c1 e4 rldicr r4,r4,24,39 - 1000d4: 7c 83 07 b5 extsw. r3,r4 - 1000d8: 7d 80 00 26 mfcr r12 - 1000dc: 4e 80 00 20 blr diff --git a/src/xenia/cpu/frontend/test/bin/instr_extsw.map b/src/xenia/cpu/frontend/test/bin/instr_extsw.map deleted file mode 100644 index c32758638..000000000 --- a/src/xenia/cpu/frontend/test/bin/instr_extsw.map +++ /dev/null @@ -1,16 +0,0 @@ -0000000000000000 t test_extsw_1 -0000000000000008 t test_extsw_1_constant -0000000000000014 t test_extsw_2 -000000000000001c t test_extsw_2_constant -000000000000002c t test_extsw_3 -0000000000000034 t test_extsw_3_constant -0000000000000044 t test_extsw_4 -000000000000004c t test_extsw_4_constant -0000000000000060 t test_extsw_cr_1 -000000000000006c t test_extsw_cr_1_constant -000000000000007c t test_extsw_cr_2 -0000000000000088 t test_extsw_cr_2_constant -000000000000009c t test_extsw_cr_3 -00000000000000a8 t test_extsw_cr_3_constant -00000000000000bc t test_extsw_cr_4 -00000000000000c8 t test_extsw_cr_4_constant diff --git a/src/xenia/cpu/frontend/test/bin/instr_fabs.bin b/src/xenia/cpu/frontend/test/bin/instr_fabs.bin deleted file mode 100644 index c34adc217d25a34691ed77a53aaa9a6a6fa60680..0000000000000000000000000000000000000000 GIT binary patch literal 0 HcmV?d00001 literal 24 ScmeyPz$M_: - 100000: fc 20 0a 10 fabs f1,f1 - 100004: 4e 80 00 20 blr - -0000000000100008 : - 100008: fc 20 0a 10 fabs f1,f1 - 10000c: 4e 80 00 20 blr - -0000000000100010 : - 100010: fc 20 0a 10 fabs f1,f1 - 100014: 4e 80 00 20 blr diff --git a/src/xenia/cpu/frontend/test/bin/instr_fabs.map b/src/xenia/cpu/frontend/test/bin/instr_fabs.map deleted file mode 100644 index dc13f6f64..000000000 --- a/src/xenia/cpu/frontend/test/bin/instr_fabs.map +++ /dev/null @@ -1,3 +0,0 @@ -0000000000000000 t test_fabs_1 -0000000000000008 t test_fabs_2 -0000000000000010 t test_fabs_3 diff --git a/src/xenia/cpu/frontend/test/bin/instr_fadd.bin b/src/xenia/cpu/frontend/test/bin/instr_fadd.bin deleted file mode 100644 index dfa872ba885b7fb6067f1e95fe31bcd5605adda0..0000000000000000000000000000000000000000 GIT binary patch literal 0 HcmV?d00001 literal 24 Scmey9D4^xnz@YF4jRpW{LkExm diff --git a/src/xenia/cpu/frontend/test/bin/instr_fadd.dis b/src/xenia/cpu/frontend/test/bin/instr_fadd.dis deleted file mode 100644 index 7fb9fac6a..000000000 --- a/src/xenia/cpu/frontend/test/bin/instr_fadd.dis +++ /dev/null @@ -1,13 +0,0 @@ -Disassembly of section .text: - -0000000000100000 : - 100000: fc 61 10 2a fadd f3,f1,f2 - 100004: 4e 80 00 20 blr - -0000000000100008 : - 100008: fc 61 10 2a fadd f3,f1,f2 - 10000c: 4e 80 00 20 blr - -0000000000100010 : - 100010: fc 61 10 2a fadd f3,f1,f2 - 100014: 4e 80 00 20 blr diff --git a/src/xenia/cpu/frontend/test/bin/instr_fadd.map b/src/xenia/cpu/frontend/test/bin/instr_fadd.map deleted file mode 100644 index 7e00b2806..000000000 --- a/src/xenia/cpu/frontend/test/bin/instr_fadd.map +++ /dev/null @@ -1,3 +0,0 @@ -0000000000000000 t test_fadd_1 -0000000000000008 t test_fadd_2 -0000000000000010 t test_fadd_3 diff --git a/src/xenia/cpu/frontend/test/bin/instr_fmadd.bin b/src/xenia/cpu/frontend/test/bin/instr_fmadd.bin deleted file mode 100644 index 4cc48cac9c84159695b74f4c5198d6803fb0ae83..0000000000000000000000000000000000000000 GIT binary patch literal 0 HcmV?d00001 literal 24 ScmeyPr0~nHfkEL98Vvw{fC+N| diff --git a/src/xenia/cpu/frontend/test/bin/instr_fmadd.dis b/src/xenia/cpu/frontend/test/bin/instr_fmadd.dis deleted file mode 100644 index 9f3681a14..000000000 --- a/src/xenia/cpu/frontend/test/bin/instr_fmadd.dis +++ /dev/null @@ -1,13 +0,0 @@ -Disassembly of section .text: - -0000000000100000 : - 100000: fc 22 20 fa fmadd f1,f2,f3,f4 - 100004: 4e 80 00 20 blr - -0000000000100008 : - 100008: fc 22 20 fa fmadd f1,f2,f3,f4 - 10000c: 4e 80 00 20 blr - -0000000000100010 : - 100010: fc 22 20 fa fmadd f1,f2,f3,f4 - 100014: 4e 80 00 20 blr diff --git a/src/xenia/cpu/frontend/test/bin/instr_fmadd.map b/src/xenia/cpu/frontend/test/bin/instr_fmadd.map deleted file mode 100644 index 63600241f..000000000 --- a/src/xenia/cpu/frontend/test/bin/instr_fmadd.map +++ /dev/null @@ -1,3 +0,0 @@ -0000000000000000 t test_fmadd_1 -0000000000000008 t test_fmadd_2 -0000000000000010 t test_fmadd_3 diff --git a/src/xenia/cpu/frontend/test/bin/instr_fmul.bin b/src/xenia/cpu/frontend/test/bin/instr_fmul.bin deleted file mode 100644 index 12f25df67ef3d5c827236343f3eaf5d40422f379..0000000000000000000000000000000000000000 GIT binary patch literal 0 HcmV?d00001 literal 24 Scmey9$gs(;fkEL98Vvw?TL}07 diff --git a/src/xenia/cpu/frontend/test/bin/instr_fmul.dis b/src/xenia/cpu/frontend/test/bin/instr_fmul.dis deleted file mode 100644 index 174fde232..000000000 --- a/src/xenia/cpu/frontend/test/bin/instr_fmul.dis +++ /dev/null @@ -1,13 +0,0 @@ -Disassembly of section .text: - -0000000000100000 : - 100000: fc 61 00 b2 fmul f3,f1,f2 - 100004: 4e 80 00 20 blr - -0000000000100008 : - 100008: fc 61 00 b2 fmul f3,f1,f2 - 10000c: 4e 80 00 20 blr - -0000000000100010 : - 100010: fc 61 00 b2 fmul f3,f1,f2 - 100014: 4e 80 00 20 blr diff --git a/src/xenia/cpu/frontend/test/bin/instr_fmul.map b/src/xenia/cpu/frontend/test/bin/instr_fmul.map deleted file mode 100644 index 11b635847..000000000 --- a/src/xenia/cpu/frontend/test/bin/instr_fmul.map +++ /dev/null @@ -1,3 +0,0 @@ -0000000000000000 t test_fmul_1 -0000000000000008 t test_fmul_2 -0000000000000010 t test_fmul_3 diff --git a/src/xenia/cpu/frontend/test/bin/instr_fnabs.bin b/src/xenia/cpu/frontend/test/bin/instr_fnabs.bin deleted file mode 100644 index 0b2457af8484d770967b85bd7420d6064e474f27..0000000000000000000000000000000000000000 GIT binary patch literal 0 HcmV?d00001 literal 8 Pcmez4z$xI@z@PvC4F&>4 diff --git a/src/xenia/cpu/frontend/test/bin/instr_fnabs.dis b/src/xenia/cpu/frontend/test/bin/instr_fnabs.dis deleted file mode 100644 index 2c9936989..000000000 --- a/src/xenia/cpu/frontend/test/bin/instr_fnabs.dis +++ /dev/null @@ -1,5 +0,0 @@ -Disassembly of section .text: - -0000000000100000 : - 100000: fc 40 09 10 fnabs f2,f1 - 100004: 4e 80 00 20 blr diff --git a/src/xenia/cpu/frontend/test/bin/instr_fnabs.map b/src/xenia/cpu/frontend/test/bin/instr_fnabs.map deleted file mode 100644 index c54f67a05..000000000 --- a/src/xenia/cpu/frontend/test/bin/instr_fnabs.map +++ /dev/null @@ -1 +0,0 @@ -0000000000000000 t test_fnabs_1 diff --git a/src/xenia/cpu/frontend/test/bin/instr_frsqrte.bin b/src/xenia/cpu/frontend/test/bin/instr_frsqrte.bin deleted file mode 100644 index 129ed931c7c6f9dfbdbe8d2c24c2714e29a7bda5..0000000000000000000000000000000000000000 GIT binary patch literal 0 HcmV?d00001 literal 24 ScmeyPz+vLoz@YF4jRpW+3: - 100000: fc 20 08 34 frsqrte f1,f1 - 100004: 4e 80 00 20 blr - -0000000000100008 : - 100008: fc 20 08 34 frsqrte f1,f1 - 10000c: 4e 80 00 20 blr - -0000000000100010 : - 100010: fc 20 08 34 frsqrte f1,f1 - 100014: 4e 80 00 20 blr diff --git a/src/xenia/cpu/frontend/test/bin/instr_frsqrte.map b/src/xenia/cpu/frontend/test/bin/instr_frsqrte.map deleted file mode 100644 index 85f7b9d38..000000000 --- a/src/xenia/cpu/frontend/test/bin/instr_frsqrte.map +++ /dev/null @@ -1,3 +0,0 @@ -0000000000000000 t test_frsqrte_1 -0000000000000008 t test_frsqrte_2 -0000000000000010 t test_frsqrte_3 diff --git a/src/xenia/cpu/frontend/test/bin/instr_fsel.bin b/src/xenia/cpu/frontend/test/bin/instr_fsel.bin deleted file mode 100644 index ba21487fc427cfc6564874d466ee8628738d62bf..0000000000000000000000000000000000000000 GIT binary patch literal 0 HcmV?d00001 literal 24 ScmeyPr0~wKfkEL98Vvw_tO-v5 diff --git a/src/xenia/cpu/frontend/test/bin/instr_fsel.dis b/src/xenia/cpu/frontend/test/bin/instr_fsel.dis deleted file mode 100644 index 537866795..000000000 --- a/src/xenia/cpu/frontend/test/bin/instr_fsel.dis +++ /dev/null @@ -1,13 +0,0 @@ -Disassembly of section .text: - -0000000000100000 : - 100000: fc 22 20 ee fsel f1,f2,f3,f4 - 100004: 4e 80 00 20 blr - -0000000000100008 : - 100008: fc 22 20 ee fsel f1,f2,f3,f4 - 10000c: 4e 80 00 20 blr - -0000000000100010 : - 100010: fc 22 20 ee fsel f1,f2,f3,f4 - 100014: 4e 80 00 20 blr diff --git a/src/xenia/cpu/frontend/test/bin/instr_fsel.map b/src/xenia/cpu/frontend/test/bin/instr_fsel.map deleted file mode 100644 index ccab66f5f..000000000 --- a/src/xenia/cpu/frontend/test/bin/instr_fsel.map +++ /dev/null @@ -1,3 +0,0 @@ -0000000000000000 t test_fsel_1 -0000000000000008 t test_fsel_2 -0000000000000010 t test_fsel_3 diff --git a/src/xenia/cpu/frontend/test/bin/instr_fsqrt.bin b/src/xenia/cpu/frontend/test/bin/instr_fsqrt.bin deleted file mode 100644 index a836e2784fd0d2cb55b8862f3dceb4538afa2277..0000000000000000000000000000000000000000 GIT binary patch literal 0 HcmV?d00001 literal 24 ScmeyPz@g*Uz@YF4jRpW))CRi% diff --git a/src/xenia/cpu/frontend/test/bin/instr_fsqrt.dis b/src/xenia/cpu/frontend/test/bin/instr_fsqrt.dis deleted file mode 100644 index 23a32cb35..000000000 --- a/src/xenia/cpu/frontend/test/bin/instr_fsqrt.dis +++ /dev/null @@ -1,13 +0,0 @@ -Disassembly of section .text: - -0000000000100000 : - 100000: fc 20 08 2c fsqrt f1,f1 - 100004: 4e 80 00 20 blr - -0000000000100008 : - 100008: fc 20 08 2c fsqrt f1,f1 - 10000c: 4e 80 00 20 blr - -0000000000100010 : - 100010: fc 20 08 2c fsqrt f1,f1 - 100014: 4e 80 00 20 blr diff --git a/src/xenia/cpu/frontend/test/bin/instr_fsqrt.map b/src/xenia/cpu/frontend/test/bin/instr_fsqrt.map deleted file mode 100644 index 88dff4f80..000000000 --- a/src/xenia/cpu/frontend/test/bin/instr_fsqrt.map +++ /dev/null @@ -1,3 +0,0 @@ -0000000000000000 t test_fsqrt_1 -0000000000000008 t test_fsqrt_2 -0000000000000010 t test_fsqrt_3 diff --git a/src/xenia/cpu/frontend/test/bin/instr_lvexx.bin b/src/xenia/cpu/frontend/test/bin/instr_lvexx.bin deleted file mode 100644 index 0d1495754109f21dd541ba62df022978cd4913c6..0000000000000000000000000000000000000000 GIT binary patch literal 0 HcmV?d00001 literal 120 zcmb: - 100000: 7c 60 20 0e lvebx v3,0,r4 - 100004: 4e 80 00 20 blr - -0000000000100008 : - 100008: 38 80 00 00 li r4,0 - 10000c: 7c 60 20 0e lvebx v3,0,r4 - 100010: 4e 80 00 20 blr - -0000000000100014 : - 100014: 7c 60 20 0e lvebx v3,0,r4 - 100018: 4e 80 00 20 blr - -000000000010001c : - 10001c: 38 80 00 04 li r4,4 - 100020: 7c 60 20 0e lvebx v3,0,r4 - 100024: 4e 80 00 20 blr - -0000000000100028 : - 100028: 7c 60 20 4e lvehx v3,0,r4 - 10002c: 4e 80 00 20 blr - -0000000000100030 : - 100030: 38 80 00 00 li r4,0 - 100034: 7c 60 20 4e lvehx v3,0,r4 - 100038: 4e 80 00 20 blr - -000000000010003c : - 10003c: 7c 60 20 4e lvehx v3,0,r4 - 100040: 4e 80 00 20 blr - -0000000000100044 : - 100044: 38 80 00 04 li r4,4 - 100048: 7c 60 20 4e lvehx v3,0,r4 - 10004c: 4e 80 00 20 blr - -0000000000100050 : - 100050: 7c 60 20 8e lvewx v3,0,r4 - 100054: 4e 80 00 20 blr - -0000000000100058 : - 100058: 38 80 00 00 li r4,0 - 10005c: 7c 60 20 8e lvewx v3,0,r4 - 100060: 4e 80 00 20 blr - -0000000000100064 : - 100064: 7c 60 20 8e lvewx v3,0,r4 - 100068: 4e 80 00 20 blr - -000000000010006c : - 10006c: 38 80 00 04 li r4,4 - 100070: 7c 60 20 8e lvewx v3,0,r4 - 100074: 4e 80 00 20 blr diff --git a/src/xenia/cpu/frontend/test/bin/instr_lvexx.map b/src/xenia/cpu/frontend/test/bin/instr_lvexx.map deleted file mode 100644 index 5308d578b..000000000 --- a/src/xenia/cpu/frontend/test/bin/instr_lvexx.map +++ /dev/null @@ -1,12 +0,0 @@ -0000000000000000 t test_lvebx_1 -0000000000000008 t test_lvebx_1_constant -0000000000000014 t test_lvebx_2 -000000000000001c t test_lvebx_2_constant -0000000000000028 t test_lvehx_1 -0000000000000030 t test_lvehx_1_constant -000000000000003c t test_lvehx_2 -0000000000000044 t test_lvehx_2_constant -0000000000000050 t test_lvewx_1 -0000000000000058 t test_lvewx_1_constant -0000000000000064 t test_lvewx_2 -000000000000006c t test_lvewx_2_constant diff --git a/src/xenia/cpu/frontend/test/bin/instr_lvl.bin b/src/xenia/cpu/frontend/test/bin/instr_lvl.bin deleted file mode 100644 index dff227017c00a785e5afb4b3e1ddb35c9cc9c4e0..0000000000000000000000000000000000000000 GIT binary patch literal 0 HcmV?d00001 literal 20 Vcmb?I1poj5 diff --git a/src/xenia/cpu/frontend/test/bin/instr_lvl.dis b/src/xenia/cpu/frontend/test/bin/instr_lvl.dis deleted file mode 100644 index cc0115aad..000000000 --- a/src/xenia/cpu/frontend/test/bin/instr_lvl.dis +++ /dev/null @@ -1,10 +0,0 @@ -Disassembly of section .text: - -0000000000100000 : - 100000: 7c 64 04 0e lvlx v3,r4,r0 - 100004: 4e 80 00 20 blr - -0000000000100008 : - 100008: 38 80 10 77 li r4,4215 - 10000c: 7c 64 04 0e lvlx v3,r4,r0 - 100010: 4e 80 00 20 blr diff --git a/src/xenia/cpu/frontend/test/bin/instr_lvl.map b/src/xenia/cpu/frontend/test/bin/instr_lvl.map deleted file mode 100644 index f43fe3fa1..000000000 --- a/src/xenia/cpu/frontend/test/bin/instr_lvl.map +++ /dev/null @@ -1,2 +0,0 @@ -0000000000000000 t test_lvl_1 -0000000000000008 t test_lvl_1_constant diff --git a/src/xenia/cpu/frontend/test/bin/instr_lvr.bin b/src/xenia/cpu/frontend/test/bin/instr_lvr.bin deleted file mode 100644 index 10f29611f8e873ed82d0528625fae7277cab742e..0000000000000000000000000000000000000000 GIT binary patch literal 0 HcmV?d00001 literal 24 acmb: - 100000: 7c 64 2c 4e lvrx v3,r4,r5 - 100004: 4e 80 00 20 blr - -0000000000100008 : - 100008: 38 80 10 b7 li r4,4279 - 10000c: 38 a0 00 10 li r5,16 - 100010: 7c 64 2c 4e lvrx v3,r4,r5 - 100014: 4e 80 00 20 blr diff --git a/src/xenia/cpu/frontend/test/bin/instr_lvr.map b/src/xenia/cpu/frontend/test/bin/instr_lvr.map deleted file mode 100644 index d86874b56..000000000 --- a/src/xenia/cpu/frontend/test/bin/instr_lvr.map +++ /dev/null @@ -1,2 +0,0 @@ -0000000000000000 t test_lvr_1 -0000000000000008 t test_lvr_1_constant diff --git a/src/xenia/cpu/frontend/test/bin/instr_lvsl.bin b/src/xenia/cpu/frontend/test/bin/instr_lvsl.bin deleted file mode 100644 index ce4cf428967d373a8c84e2e797a95e57d7c87f91..0000000000000000000000000000000000000000 GIT binary patch literal 0 HcmV?d00001 literal 60 icmb: - 100000: 7c 64 00 0c lvsl v3,r4,r0 - 100004: 4e 80 00 20 blr - -0000000000100008 : - 100008: 38 80 10 70 li r4,4208 - 10000c: 7c 64 00 0c lvsl v3,r4,r0 - 100010: 4e 80 00 20 blr - -0000000000100014 : - 100014: 7c 64 00 0c lvsl v3,r4,r0 - 100018: 4e 80 00 20 blr - -000000000010001c : - 10001c: 38 80 10 71 li r4,4209 - 100020: 7c 64 00 0c lvsl v3,r4,r0 - 100024: 4e 80 00 20 blr - -0000000000100028 : - 100028: 7c 64 00 0c lvsl v3,r4,r0 - 10002c: 4e 80 00 20 blr - -0000000000100030 : - 100030: 38 80 10 7f li r4,4223 - 100034: 7c 64 00 0c lvsl v3,r4,r0 - 100038: 4e 80 00 20 blr diff --git a/src/xenia/cpu/frontend/test/bin/instr_lvsl.map b/src/xenia/cpu/frontend/test/bin/instr_lvsl.map deleted file mode 100644 index 81ddc9d6e..000000000 --- a/src/xenia/cpu/frontend/test/bin/instr_lvsl.map +++ /dev/null @@ -1,6 +0,0 @@ -0000000000000000 t test_lvsl_1 -0000000000000008 t test_lvsl_1_constant -0000000000000014 t test_lvsl_2 -000000000000001c t test_lvsl_2_constant -0000000000000028 t test_lvsl_3 -0000000000000030 t test_lvsl_3_constant diff --git a/src/xenia/cpu/frontend/test/bin/instr_lvsr.bin b/src/xenia/cpu/frontend/test/bin/instr_lvsr.bin deleted file mode 100644 index e2ed022cb6313d91b92edcd90b7c0e2118f0062f..0000000000000000000000000000000000000000 GIT binary patch literal 0 HcmV?d00001 literal 60 icmb: - 100000: 7c 64 00 4c lvsr v3,r4,r0 - 100004: 4e 80 00 20 blr - -0000000000100008 : - 100008: 38 80 10 70 li r4,4208 - 10000c: 7c 64 00 4c lvsr v3,r4,r0 - 100010: 4e 80 00 20 blr - -0000000000100014 : - 100014: 7c 64 00 4c lvsr v3,r4,r0 - 100018: 4e 80 00 20 blr - -000000000010001c : - 10001c: 38 80 10 71 li r4,4209 - 100020: 7c 64 00 4c lvsr v3,r4,r0 - 100024: 4e 80 00 20 blr - -0000000000100028 : - 100028: 7c 64 00 4c lvsr v3,r4,r0 - 10002c: 4e 80 00 20 blr - -0000000000100030 : - 100030: 38 80 10 7f li r4,4223 - 100034: 7c 64 00 4c lvsr v3,r4,r0 - 100038: 4e 80 00 20 blr diff --git a/src/xenia/cpu/frontend/test/bin/instr_lvsr.map b/src/xenia/cpu/frontend/test/bin/instr_lvsr.map deleted file mode 100644 index 3dcbe79f9..000000000 --- a/src/xenia/cpu/frontend/test/bin/instr_lvsr.map +++ /dev/null @@ -1,6 +0,0 @@ -0000000000000000 t test_lvsr_1 -0000000000000008 t test_lvsr_1_constant -0000000000000014 t test_lvsr_2 -000000000000001c t test_lvsr_2_constant -0000000000000028 t test_lvsr_3 -0000000000000030 t test_lvsr_3_constant diff --git a/src/xenia/cpu/frontend/test/bin/instr_mulhd.bin b/src/xenia/cpu/frontend/test/bin/instr_mulhd.bin deleted file mode 100644 index d147782444f0e4dd8f26e067520f4538c4981e60..0000000000000000000000000000000000000000 GIT binary patch literal 0 HcmV?d00001 literal 120 zcmb: - 100000: 7c 64 28 92 mulhd r3,r4,r5 - 100004: 4e 80 00 20 blr - -0000000000100008 : - 100008: 38 80 00 01 li r4,1 - 10000c: 38 a0 00 00 li r5,0 - 100010: 7c 64 28 92 mulhd r3,r4,r5 - 100014: 4e 80 00 20 blr - -0000000000100018 : - 100018: 7c 64 28 92 mulhd r3,r4,r5 - 10001c: 4e 80 00 20 blr - -0000000000100020 : - 100020: 38 80 ff ff li r4,-1 - 100024: 38 a0 00 01 li r5,1 - 100028: 7c 64 28 92 mulhd r3,r4,r5 - 10002c: 4e 80 00 20 blr - -0000000000100030 : - 100030: 7c 64 28 92 mulhd r3,r4,r5 - 100034: 4e 80 00 20 blr - -0000000000100038 : - 100038: 38 80 ff ff li r4,-1 - 10003c: 38 a0 00 02 li r5,2 - 100040: 7c 64 28 92 mulhd r3,r4,r5 - 100044: 4e 80 00 20 blr - -0000000000100048 : - 100048: 7c 64 28 92 mulhd r3,r4,r5 - 10004c: 4e 80 00 20 blr - -0000000000100050 : - 100050: 38 a0 00 01 li r5,1 - 100054: 78 a4 f8 06 rldicr r4,r5,63,0 - 100058: 7c 64 28 92 mulhd r3,r4,r5 - 10005c: 4e 80 00 20 blr - -0000000000100060 : - 100060: 7c 64 28 92 mulhd r3,r4,r5 - 100064: 4e 80 00 20 blr - -0000000000100068 : - 100068: 38 80 ff ff li r4,-1 - 10006c: 38 a0 ff ff li r5,-1 - 100070: 7c 64 28 92 mulhd r3,r4,r5 - 100074: 4e 80 00 20 blr diff --git a/src/xenia/cpu/frontend/test/bin/instr_mulhd.map b/src/xenia/cpu/frontend/test/bin/instr_mulhd.map deleted file mode 100644 index 0a067f460..000000000 --- a/src/xenia/cpu/frontend/test/bin/instr_mulhd.map +++ /dev/null @@ -1,10 +0,0 @@ -0000000000000000 t test_mulhd_1 -0000000000000008 t test_mulhd_1_constant -0000000000000018 t test_mulhd_2 -0000000000000020 t test_mulhd_2_constant -0000000000000030 t test_mulhd_3 -0000000000000038 t test_mulhd_3_constant -0000000000000048 t test_mulhd_4 -0000000000000050 t test_mulhd_4_constant -0000000000000060 t test_mulhd_5 -0000000000000068 t test_mulhd_5_constant diff --git a/src/xenia/cpu/frontend/test/bin/instr_mulhdu.bin b/src/xenia/cpu/frontend/test/bin/instr_mulhdu.bin deleted file mode 100644 index 96750c05414bfad39bcbdaab32a88d2d3059c7f1..0000000000000000000000000000000000000000 GIT binary patch literal 0 HcmV?d00001 literal 120 zcmblMdMnly9 I{}1B>06%{vfB*mh diff --git a/src/xenia/cpu/frontend/test/bin/instr_mulhdu.dis b/src/xenia/cpu/frontend/test/bin/instr_mulhdu.dis deleted file mode 100644 index 245a61506..000000000 --- a/src/xenia/cpu/frontend/test/bin/instr_mulhdu.dis +++ /dev/null @@ -1,51 +0,0 @@ -Disassembly of section .text: - -0000000000100000 : - 100000: 7c 64 28 12 mulhdu r3,r4,r5 - 100004: 4e 80 00 20 blr - -0000000000100008 : - 100008: 38 80 00 01 li r4,1 - 10000c: 38 a0 00 00 li r5,0 - 100010: 7c 64 28 12 mulhdu r3,r4,r5 - 100014: 4e 80 00 20 blr - -0000000000100018 : - 100018: 7c 64 28 12 mulhdu r3,r4,r5 - 10001c: 4e 80 00 20 blr - -0000000000100020 : - 100020: 38 80 ff ff li r4,-1 - 100024: 38 a0 00 01 li r5,1 - 100028: 7c 64 28 12 mulhdu r3,r4,r5 - 10002c: 4e 80 00 20 blr - -0000000000100030 : - 100030: 7c 64 28 12 mulhdu r3,r4,r5 - 100034: 4e 80 00 20 blr - -0000000000100038 : - 100038: 38 80 ff ff li r4,-1 - 10003c: 38 a0 00 02 li r5,2 - 100040: 7c 64 28 12 mulhdu r3,r4,r5 - 100044: 4e 80 00 20 blr - -0000000000100048 : - 100048: 7c 64 28 12 mulhdu r3,r4,r5 - 10004c: 4e 80 00 20 blr - -0000000000100050 : - 100050: 38 a0 00 01 li r5,1 - 100054: 78 a4 f8 06 rldicr r4,r5,63,0 - 100058: 7c 64 28 12 mulhdu r3,r4,r5 - 10005c: 4e 80 00 20 blr - -0000000000100060 : - 100060: 7c 64 28 12 mulhdu r3,r4,r5 - 100064: 4e 80 00 20 blr - -0000000000100068 : - 100068: 38 80 ff ff li r4,-1 - 10006c: 38 a0 ff ff li r5,-1 - 100070: 7c 64 28 12 mulhdu r3,r4,r5 - 100074: 4e 80 00 20 blr diff --git a/src/xenia/cpu/frontend/test/bin/instr_mulhdu.map b/src/xenia/cpu/frontend/test/bin/instr_mulhdu.map deleted file mode 100644 index e8f67a2d6..000000000 --- a/src/xenia/cpu/frontend/test/bin/instr_mulhdu.map +++ /dev/null @@ -1,10 +0,0 @@ -0000000000000000 t test_mulhdu_1 -0000000000000008 t test_mulhdu_1_constant -0000000000000018 t test_mulhdu_2 -0000000000000020 t test_mulhdu_2_constant -0000000000000030 t test_mulhdu_3 -0000000000000038 t test_mulhdu_3_constant -0000000000000048 t test_mulhdu_4 -0000000000000050 t test_mulhdu_4_constant -0000000000000060 t test_mulhdu_5 -0000000000000068 t test_mulhdu_5_constant diff --git a/src/xenia/cpu/frontend/test/bin/instr_mulhw.bin b/src/xenia/cpu/frontend/test/bin/instr_mulhw.bin deleted file mode 100644 index dfb1239c5c6552ceb31829f20754494ac44fb1b1..0000000000000000000000000000000000000000 GIT binary patch literal 0 HcmV?d00001 literal 168 zcmb: - 100000: 7c 64 28 96 mulhw r3,r4,r5 - 100004: 4e 80 00 20 blr - -0000000000100008 : - 100008: 38 80 00 01 li r4,1 - 10000c: 38 a0 00 00 li r5,0 - 100010: 7c 64 28 96 mulhw r3,r4,r5 - 100014: 4e 80 00 20 blr - -0000000000100018 : - 100018: 7c 64 28 96 mulhw r3,r4,r5 - 10001c: 4e 80 00 20 blr - -0000000000100020 : - 100020: 38 80 ff ff li r4,-1 - 100024: 78 84 00 20 clrldi r4,r4,32 - 100028: 38 a0 00 01 li r5,1 - 10002c: 7c 64 28 96 mulhw r3,r4,r5 - 100030: 4e 80 00 20 blr - -0000000000100034 : - 100034: 7c 64 28 96 mulhw r3,r4,r5 - 100038: 4e 80 00 20 blr - -000000000010003c : - 10003c: 38 80 ff ff li r4,-1 - 100040: 78 84 07 c0 clrldi r4,r4,31 - 100044: 38 a0 00 01 li r5,1 - 100048: 7c 64 28 96 mulhw r3,r4,r5 - 10004c: 4e 80 00 20 blr - -0000000000100050 : - 100050: 7c 64 28 96 mulhw r3,r4,r5 - 100054: 4e 80 00 20 blr - -0000000000100058 : - 100058: 38 80 ff ff li r4,-1 - 10005c: 78 84 00 60 clrldi r4,r4,33 - 100060: 38 a0 00 01 li r5,1 - 100064: 78 a5 f8 06 rldicr r5,r5,63,0 - 100068: 7c 84 2b 78 or r4,r4,r5 - 10006c: 38 a0 00 01 li r5,1 - 100070: 7c 64 28 96 mulhw r3,r4,r5 - 100074: 4e 80 00 20 blr - -0000000000100078 : - 100078: 7c 64 28 96 mulhw r3,r4,r5 - 10007c: 4e 80 00 20 blr - -0000000000100080 : - 100080: 38 80 ff ff li r4,-1 - 100084: 38 a0 00 01 li r5,1 - 100088: 7c 64 28 96 mulhw r3,r4,r5 - 10008c: 4e 80 00 20 blr - -0000000000100090 : - 100090: 7c 64 28 96 mulhw r3,r4,r5 - 100094: 4e 80 00 20 blr - -0000000000100098 : - 100098: 38 80 ff ff li r4,-1 - 10009c: 38 a0 ff ff li r5,-1 - 1000a0: 7c 64 28 96 mulhw r3,r4,r5 - 1000a4: 4e 80 00 20 blr diff --git a/src/xenia/cpu/frontend/test/bin/instr_mulhw.map b/src/xenia/cpu/frontend/test/bin/instr_mulhw.map deleted file mode 100644 index 190836aa5..000000000 --- a/src/xenia/cpu/frontend/test/bin/instr_mulhw.map +++ /dev/null @@ -1,12 +0,0 @@ -0000000000000000 t test_mulhw_1 -0000000000000008 t test_mulhw_1_constant -0000000000000018 t test_mulhw_2 -0000000000000020 t test_mulhw_2_constant -0000000000000034 t test_mulhw_3 -000000000000003c t test_mulhw_3_constant -0000000000000050 t test_mulhw_4 -0000000000000058 t test_mulhw_4_constant -0000000000000078 t test_mulhw_5 -0000000000000080 t test_mulhw_5_constant -0000000000000090 t test_mulhw_6 -0000000000000098 t test_mulhw_6_constant diff --git a/src/xenia/cpu/frontend/test/bin/instr_mulhwu.bin b/src/xenia/cpu/frontend/test/bin/instr_mulhwu.bin deleted file mode 100644 index 7327737f373769d204007db768949552c8518d62..0000000000000000000000000000000000000000 GIT binary patch literal 0 HcmV?d00001 literal 168 zcmb: - 100000: 7c 64 28 16 mulhwu r3,r4,r5 - 100004: 4e 80 00 20 blr - -0000000000100008 : - 100008: 38 80 00 01 li r4,1 - 10000c: 38 a0 00 00 li r5,0 - 100010: 7c 64 28 16 mulhwu r3,r4,r5 - 100014: 4e 80 00 20 blr - -0000000000100018 : - 100018: 7c 64 28 16 mulhwu r3,r4,r5 - 10001c: 4e 80 00 20 blr - -0000000000100020 : - 100020: 38 80 ff ff li r4,-1 - 100024: 78 84 00 20 clrldi r4,r4,32 - 100028: 38 a0 00 01 li r5,1 - 10002c: 7c 64 28 16 mulhwu r3,r4,r5 - 100030: 4e 80 00 20 blr - -0000000000100034 : - 100034: 7c 64 28 16 mulhwu r3,r4,r5 - 100038: 4e 80 00 20 blr - -000000000010003c : - 10003c: 38 80 ff ff li r4,-1 - 100040: 78 84 07 c0 clrldi r4,r4,31 - 100044: 38 a0 00 01 li r5,1 - 100048: 7c 64 28 16 mulhwu r3,r4,r5 - 10004c: 4e 80 00 20 blr - -0000000000100050 : - 100050: 7c 64 28 16 mulhwu r3,r4,r5 - 100054: 4e 80 00 20 blr - -0000000000100058 : - 100058: 38 80 ff ff li r4,-1 - 10005c: 78 84 00 60 clrldi r4,r4,33 - 100060: 38 a0 00 01 li r5,1 - 100064: 78 a5 f8 06 rldicr r5,r5,63,0 - 100068: 7c 84 2b 78 or r4,r4,r5 - 10006c: 38 a0 00 01 li r5,1 - 100070: 7c 64 28 16 mulhwu r3,r4,r5 - 100074: 4e 80 00 20 blr - -0000000000100078 : - 100078: 7c 64 28 16 mulhwu r3,r4,r5 - 10007c: 4e 80 00 20 blr - -0000000000100080 : - 100080: 38 80 ff ff li r4,-1 - 100084: 38 a0 00 01 li r5,1 - 100088: 7c 64 28 16 mulhwu r3,r4,r5 - 10008c: 4e 80 00 20 blr - -0000000000100090 : - 100090: 7c 64 28 16 mulhwu r3,r4,r5 - 100094: 4e 80 00 20 blr - -0000000000100098 : - 100098: 38 80 ff ff li r4,-1 - 10009c: 38 a0 ff ff li r5,-1 - 1000a0: 7c 64 28 16 mulhwu r3,r4,r5 - 1000a4: 4e 80 00 20 blr diff --git a/src/xenia/cpu/frontend/test/bin/instr_mulhwu.map b/src/xenia/cpu/frontend/test/bin/instr_mulhwu.map deleted file mode 100644 index 1437d4347..000000000 --- a/src/xenia/cpu/frontend/test/bin/instr_mulhwu.map +++ /dev/null @@ -1,12 +0,0 @@ -0000000000000000 t test_mulhwu_1 -0000000000000008 t test_mulhwu_1_constant -0000000000000018 t test_mulhwu_2 -0000000000000020 t test_mulhwu_2_constant -0000000000000034 t test_mulhwu_3 -000000000000003c t test_mulhwu_3_constant -0000000000000050 t test_mulhwu_4 -0000000000000058 t test_mulhwu_4_constant -0000000000000078 t test_mulhwu_5 -0000000000000080 t test_mulhwu_5_constant -0000000000000090 t test_mulhwu_6 -0000000000000098 t test_mulhwu_6_constant diff --git a/src/xenia/cpu/frontend/test/bin/instr_mulld.bin b/src/xenia/cpu/frontend/test/bin/instr_mulld.bin deleted file mode 100644 index 5abbcfde0db55e1ac0157fbb64ab94a4300e6544..0000000000000000000000000000000000000000 GIT binary patch literal 0 HcmV?d00001 literal 192 zcmbz@T8!z`$s+fPtX~%7@WVaYh&)MnlB^|A+BmG*G: - 100000: 7c 64 29 d2 mulld r3,r4,r5 - 100004: 4e 80 00 20 blr - -0000000000100008 : - 100008: 38 80 00 01 li r4,1 - 10000c: 38 a0 00 00 li r5,0 - 100010: 7c 64 29 d2 mulld r3,r4,r5 - 100014: 4e 80 00 20 blr - -0000000000100018 : - 100018: 7c 64 29 d2 mulld r3,r4,r5 - 10001c: 4e 80 00 20 blr - -0000000000100020 : - 100020: 38 80 00 01 li r4,1 - 100024: 38 a0 00 01 li r5,1 - 100028: 7c 64 29 d2 mulld r3,r4,r5 - 10002c: 4e 80 00 20 blr - -0000000000100030 : - 100030: 7c 64 29 d2 mulld r3,r4,r5 - 100034: 4e 80 00 20 blr - -0000000000100038 : - 100038: 38 80 00 01 li r4,1 - 10003c: 38 a0 ff ff li r5,-1 - 100040: 7c 64 29 d2 mulld r3,r4,r5 - 100044: 4e 80 00 20 blr - -0000000000100048 : - 100048: 7c 64 29 d2 mulld r3,r4,r5 - 10004c: 4e 80 00 20 blr - -0000000000100050 : - 100050: 38 80 00 7b li r4,123 - 100054: 38 a0 ff ff li r5,-1 - 100058: 7c 64 29 d2 mulld r3,r4,r5 - 10005c: 4e 80 00 20 blr - -0000000000100060 : - 100060: 7c 64 29 d2 mulld r3,r4,r5 - 100064: 4e 80 00 20 blr - -0000000000100068 : - 100068: 38 80 ff ff li r4,-1 - 10006c: 38 a0 00 01 li r5,1 - 100070: 7c 64 29 d2 mulld r3,r4,r5 - 100074: 4e 80 00 20 blr - -0000000000100078 : - 100078: 7c 64 29 d2 mulld r3,r4,r5 - 10007c: 4e 80 00 20 blr - -0000000000100080 : - 100080: 38 80 ff ff li r4,-1 - 100084: 38 a0 00 02 li r5,2 - 100088: 7c 64 29 d2 mulld r3,r4,r5 - 10008c: 4e 80 00 20 blr - -0000000000100090 : - 100090: 7c 64 29 d2 mulld r3,r4,r5 - 100094: 4e 80 00 20 blr - -0000000000100098 : - 100098: 38 80 00 01 li r4,1 - 10009c: 38 a0 ff ff li r5,-1 - 1000a0: 7c 64 29 d2 mulld r3,r4,r5 - 1000a4: 4e 80 00 20 blr - -00000000001000a8 : - 1000a8: 7c 64 29 d2 mulld r3,r4,r5 - 1000ac: 4e 80 00 20 blr - -00000000001000b0 : - 1000b0: 38 80 ff ff li r4,-1 - 1000b4: 38 a0 ff ff li r5,-1 - 1000b8: 7c 64 29 d2 mulld r3,r4,r5 - 1000bc: 4e 80 00 20 blr diff --git a/src/xenia/cpu/frontend/test/bin/instr_mulld.map b/src/xenia/cpu/frontend/test/bin/instr_mulld.map deleted file mode 100644 index 126954dc0..000000000 --- a/src/xenia/cpu/frontend/test/bin/instr_mulld.map +++ /dev/null @@ -1,16 +0,0 @@ -0000000000000000 t test_mulld_1 -0000000000000008 t test_mulld_1_constant -0000000000000018 t test_mulld_2 -0000000000000020 t test_mulld_2_constant -0000000000000030 t test_mulld_3 -0000000000000038 t test_mulld_3_constant -0000000000000048 t test_mulld_4 -0000000000000050 t test_mulld_4_constant -0000000000000060 t test_mulld_5 -0000000000000068 t test_mulld_5_constant -0000000000000078 t test_mulld_6 -0000000000000080 t test_mulld_6_constant -0000000000000090 t test_mulld_7 -0000000000000098 t test_mulld_7_constant -00000000000000a8 t test_mulld_8 -00000000000000b0 t test_mulld_8_constant diff --git a/src/xenia/cpu/frontend/test/bin/instr_mulli.bin b/src/xenia/cpu/frontend/test/bin/instr_mulli.bin deleted file mode 100644 index c4ecb5c30a7e01948f64c59467622bddb1cf436f..0000000000000000000000000000000000000000 GIT binary patch literal 0 HcmV?d00001 literal 160 zcmb11VPNoUU{J7VU|^JivVk-sk{FmRlk)#RLJY!2603%>5qkgshp~Y)6GSgq49te9 NhuDj59!MQT3;+q7GZFv* diff --git a/src/xenia/cpu/frontend/test/bin/instr_mulli.dis b/src/xenia/cpu/frontend/test/bin/instr_mulli.dis deleted file mode 100644 index edcaa010c..000000000 --- a/src/xenia/cpu/frontend/test/bin/instr_mulli.dis +++ /dev/null @@ -1,73 +0,0 @@ -Disassembly of section .text: - -0000000000100000 : - 100000: 1c 64 00 00 mulli r3,r4,0 - 100004: 4e 80 00 20 blr - -0000000000100008 : - 100008: 38 80 00 01 li r4,1 - 10000c: 1c 64 00 00 mulli r3,r4,0 - 100010: 4e 80 00 20 blr - -0000000000100014 : - 100014: 1c 64 00 01 mulli r3,r4,1 - 100018: 4e 80 00 20 blr - -000000000010001c : - 10001c: 38 80 00 01 li r4,1 - 100020: 1c 64 00 01 mulli r3,r4,1 - 100024: 4e 80 00 20 blr - -0000000000100028 : - 100028: 1c 64 ff ff mulli r3,r4,-1 - 10002c: 4e 80 00 20 blr - -0000000000100030 : - 100030: 38 80 00 01 li r4,1 - 100034: 1c 64 ff ff mulli r3,r4,-1 - 100038: 4e 80 00 20 blr - -000000000010003c : - 10003c: 1c 64 ff ff mulli r3,r4,-1 - 100040: 4e 80 00 20 blr - -0000000000100044 : - 100044: 38 80 00 7b li r4,123 - 100048: 1c 64 ff ff mulli r3,r4,-1 - 10004c: 4e 80 00 20 blr - -0000000000100050 : - 100050: 1c 64 00 01 mulli r3,r4,1 - 100054: 4e 80 00 20 blr - -0000000000100058 : - 100058: 38 80 ff ff li r4,-1 - 10005c: 1c 64 00 01 mulli r3,r4,1 - 100060: 4e 80 00 20 blr - -0000000000100064 : - 100064: 1c 64 00 02 mulli r3,r4,2 - 100068: 4e 80 00 20 blr - -000000000010006c : - 10006c: 38 80 ff ff li r4,-1 - 100070: 1c 64 00 02 mulli r3,r4,2 - 100074: 4e 80 00 20 blr - -0000000000100078 : - 100078: 1c 64 ff ff mulli r3,r4,-1 - 10007c: 4e 80 00 20 blr - -0000000000100080 : - 100080: 38 80 00 01 li r4,1 - 100084: 1c 64 ff ff mulli r3,r4,-1 - 100088: 4e 80 00 20 blr - -000000000010008c : - 10008c: 1c 64 ff ff mulli r3,r4,-1 - 100090: 4e 80 00 20 blr - -0000000000100094 : - 100094: 38 80 ff ff li r4,-1 - 100098: 1c 64 ff ff mulli r3,r4,-1 - 10009c: 4e 80 00 20 blr diff --git a/src/xenia/cpu/frontend/test/bin/instr_mulli.map b/src/xenia/cpu/frontend/test/bin/instr_mulli.map deleted file mode 100644 index 01ad7cbad..000000000 --- a/src/xenia/cpu/frontend/test/bin/instr_mulli.map +++ /dev/null @@ -1,16 +0,0 @@ -0000000000000000 t test_mulli_1 -0000000000000008 t test_mulli_1_constant -0000000000000014 t test_mulli_2 -000000000000001c t test_mulli_2_constant -0000000000000028 t test_mulli_3 -0000000000000030 t test_mulli_3_constant -000000000000003c t test_mulli_4 -0000000000000044 t test_mulli_4_constant -0000000000000050 t test_mulli_5 -0000000000000058 t test_mulli_5_constant -0000000000000064 t test_mulli_6 -000000000000006c t test_mulli_6_constant -0000000000000078 t test_mulli_7 -0000000000000080 t test_mulli_7_constant -000000000000008c t test_mulli_8 -0000000000000094 t test_mulli_8_constant diff --git a/src/xenia/cpu/frontend/test/bin/instr_mullw.bin b/src/xenia/cpu/frontend/test/bin/instr_mullw.bin deleted file mode 100644 index e519d5aa35d43f8b702a9806127e3f134b952e50..0000000000000000000000000000000000000000 GIT binary patch literal 0 HcmV?d00001 literal 276 zcmbLG=EG>1JrzqC5@2Ega&%~M diff --git a/src/xenia/cpu/frontend/test/bin/instr_mullw.dis b/src/xenia/cpu/frontend/test/bin/instr_mullw.dis deleted file mode 100644 index 49dc9ad8b..000000000 --- a/src/xenia/cpu/frontend/test/bin/instr_mullw.dis +++ /dev/null @@ -1,114 +0,0 @@ -Disassembly of section .text: - -0000000000100000 : - 100000: 7c 64 29 d6 mullw r3,r4,r5 - 100004: 4e 80 00 20 blr - -0000000000100008 : - 100008: 38 80 00 01 li r4,1 - 10000c: 38 a0 00 00 li r5,0 - 100010: 7c 64 29 d6 mullw r3,r4,r5 - 100014: 4e 80 00 20 blr - -0000000000100018 : - 100018: 7c 64 29 d6 mullw r3,r4,r5 - 10001c: 4e 80 00 20 blr - -0000000000100020 : - 100020: 38 80 00 01 li r4,1 - 100024: 38 a0 00 01 li r5,1 - 100028: 7c 64 29 d6 mullw r3,r4,r5 - 10002c: 4e 80 00 20 blr - -0000000000100030 : - 100030: 7c 64 29 d6 mullw r3,r4,r5 - 100034: 4e 80 00 20 blr - -0000000000100038 : - 100038: 38 80 00 01 li r4,1 - 10003c: 38 a0 ff ff li r5,-1 - 100040: 7c 64 29 d6 mullw r3,r4,r5 - 100044: 4e 80 00 20 blr - -0000000000100048 : - 100048: 7c 64 29 d6 mullw r3,r4,r5 - 10004c: 4e 80 00 20 blr - -0000000000100050 : - 100050: 38 80 00 7b li r4,123 - 100054: 38 a0 ff ff li r5,-1 - 100058: 7c 64 29 d6 mullw r3,r4,r5 - 10005c: 4e 80 00 20 blr - -0000000000100060 : - 100060: 7c 64 29 d6 mullw r3,r4,r5 - 100064: 4e 80 00 20 blr - -0000000000100068 : - 100068: 38 80 ff ff li r4,-1 - 10006c: 38 a0 00 01 li r5,1 - 100070: 7c 64 29 d6 mullw r3,r4,r5 - 100074: 4e 80 00 20 blr - -0000000000100078 : - 100078: 7c 64 29 d6 mullw r3,r4,r5 - 10007c: 4e 80 00 20 blr - -0000000000100080 : - 100080: 38 80 ff ff li r4,-1 - 100084: 38 a0 00 02 li r5,2 - 100088: 7c 64 29 d6 mullw r3,r4,r5 - 10008c: 4e 80 00 20 blr - -0000000000100090 : - 100090: 7c 64 29 d6 mullw r3,r4,r5 - 100094: 4e 80 00 20 blr - -0000000000100098 : - 100098: 38 80 00 01 li r4,1 - 10009c: 38 a0 ff ff li r5,-1 - 1000a0: 7c 64 29 d6 mullw r3,r4,r5 - 1000a4: 4e 80 00 20 blr - -00000000001000a8 : - 1000a8: 7c 64 29 d6 mullw r3,r4,r5 - 1000ac: 4e 80 00 20 blr - -00000000001000b0 : - 1000b0: 38 80 ff ff li r4,-1 - 1000b4: 38 a0 ff ff li r5,-1 - 1000b8: 7c 64 29 d6 mullw r3,r4,r5 - 1000bc: 4e 80 00 20 blr - -00000000001000c0 : - 1000c0: 7c 64 29 d6 mullw r3,r4,r5 - 1000c4: 4e 80 00 20 blr - -00000000001000c8 : - 1000c8: 38 80 ff ff li r4,-1 - 1000cc: 78 84 07 c6 rldicr r4,r4,32,31 - 1000d0: 38 a0 00 01 li r5,1 - 1000d4: 7c 64 29 d6 mullw r3,r4,r5 - 1000d8: 4e 80 00 20 blr - -00000000001000dc : - 1000dc: 7c 64 29 d6 mullw r3,r4,r5 - 1000e0: 4e 80 00 20 blr - -00000000001000e4 : - 1000e4: 38 80 00 01 li r4,1 - 1000e8: 38 a0 ff ff li r5,-1 - 1000ec: 78 a5 07 c6 rldicr r5,r5,32,31 - 1000f0: 7c 64 29 d6 mullw r3,r4,r5 - 1000f4: 4e 80 00 20 blr - -00000000001000f8 : - 1000f8: 7c 64 29 d6 mullw r3,r4,r5 - 1000fc: 4e 80 00 20 blr - -0000000000100100 : - 100100: 38 80 00 01 li r4,1 - 100104: 38 a0 ff ff li r5,-1 - 100108: 78 a5 00 60 clrldi r5,r5,33 - 10010c: 7c 64 29 d6 mullw r3,r4,r5 - 100110: 4e 80 00 20 blr diff --git a/src/xenia/cpu/frontend/test/bin/instr_mullw.map b/src/xenia/cpu/frontend/test/bin/instr_mullw.map deleted file mode 100644 index a560eef4b..000000000 --- a/src/xenia/cpu/frontend/test/bin/instr_mullw.map +++ /dev/null @@ -1,22 +0,0 @@ -0000000000000000 t test_mullw_1 -0000000000000008 t test_mullw_1_constant -0000000000000018 t test_mullw_2 -0000000000000020 t test_mullw_2_constant -0000000000000030 t test_mullw_3 -0000000000000038 t test_mullw_3_constant -0000000000000048 t test_mullw_4 -0000000000000050 t test_mullw_4_constant -0000000000000060 t test_mullw_5 -0000000000000068 t test_mullw_5_constant -0000000000000078 t test_mullw_6 -0000000000000080 t test_mullw_6_constant -0000000000000090 t test_mullw_7 -0000000000000098 t test_mullw_7_constant -00000000000000a8 t test_mullw_8 -00000000000000b0 t test_mullw_8_constant -00000000000000c0 t test_mullw_9 -00000000000000c8 t test_mullw_9_constant -00000000000000dc t test_mullw_10 -00000000000000e4 t test_mullw_10_constant -00000000000000f8 t test_mullw_11 -0000000000000100 t test_mullw_11_constant diff --git a/src/xenia/cpu/frontend/test/bin/instr_neg.bin b/src/xenia/cpu/frontend/test/bin/instr_neg.bin deleted file mode 100644 index 1724c5460350ba0e3130c4c391dccf2a6bf85312..0000000000000000000000000000000000000000 GIT binary patch literal 0 HcmV?d00001 literal 68 mcmb: - 100000: 7c 63 00 d0 neg r3,r3 - 100004: 4e 80 00 20 blr - -0000000000100008 : - 100008: 38 60 00 01 li r3,1 - 10000c: 78 63 f8 24 rldicr r3,r3,31,32 - 100010: 7c 63 00 d0 neg r3,r3 - 100014: 4e 80 00 20 blr - -0000000000100018 : - 100018: 7c 63 00 d0 neg r3,r3 - 10001c: 4e 80 00 20 blr - -0000000000100020 : - 100020: 38 60 00 01 li r3,1 - 100024: 78 63 f8 06 rldicr r3,r3,63,0 - 100028: 7c 63 00 d0 neg r3,r3 - 10002c: 4e 80 00 20 blr - -0000000000100030 : - 100030: 7c 63 00 d0 neg r3,r3 - 100034: 4e 80 00 20 blr - -0000000000100038 : - 100038: 38 60 00 05 li r3,5 - 10003c: 7c 63 00 d0 neg r3,r3 - 100040: 4e 80 00 20 blr diff --git a/src/xenia/cpu/frontend/test/bin/instr_neg.map b/src/xenia/cpu/frontend/test/bin/instr_neg.map deleted file mode 100644 index d05eaca56..000000000 --- a/src/xenia/cpu/frontend/test/bin/instr_neg.map +++ /dev/null @@ -1,6 +0,0 @@ -0000000000000000 t test_neg_1 -0000000000000008 t test_neg_1_constant -0000000000000018 t test_neg_2 -0000000000000020 t test_neg_2_constant -0000000000000030 t test_neg_3 -0000000000000038 t test_neg_3_constant diff --git a/src/xenia/cpu/frontend/test/bin/instr_nor.bin b/src/xenia/cpu/frontend/test/bin/instr_nor.bin deleted file mode 100644 index 7499b6c86201c17f7110f477eb3a4743732d9e3f..0000000000000000000000000000000000000000 GIT binary patch literal 0 HcmV?d00001 literal 48 lcmb: - 100000: 7c 63 18 f9 not. r3,r3 - 100004: 38 60 00 00 li r3,0 - 100008: 40 82 00 08 bne 100010 <.nor_cr_1_ne> - 10000c: 38 60 00 01 li r3,1 - -0000000000100010 <.nor_cr_1_ne>: - 100010: 4e 80 00 20 blr - -0000000000100014 : - 100014: 38 60 ff ff li r3,-1 - 100018: 78 63 00 20 clrldi r3,r3,32 - 10001c: 7c 63 18 f9 not. r3,r3 - 100020: 38 60 00 00 li r3,0 - 100024: 40 82 00 08 bne 10002c <.nor_cr_1_constant_ne> - 100028: 38 60 00 01 li r3,1 - -000000000010002c <.nor_cr_1_constant_ne>: - 10002c: 4e 80 00 20 blr diff --git a/src/xenia/cpu/frontend/test/bin/instr_nor.map b/src/xenia/cpu/frontend/test/bin/instr_nor.map deleted file mode 100644 index 13c7d3d1e..000000000 --- a/src/xenia/cpu/frontend/test/bin/instr_nor.map +++ /dev/null @@ -1,4 +0,0 @@ -0000000000000000 t test_nor_cr_1 -0000000000000010 t .nor_cr_1_ne -0000000000000014 t test_nor_cr_1_constant -000000000000002c t .nor_cr_1_constant_ne diff --git a/src/xenia/cpu/frontend/test/bin/instr_ori.bin b/src/xenia/cpu/frontend/test/bin/instr_ori.bin deleted file mode 100644 index 7c5873993a7927b37fd010006a57761e9e8cff5f..0000000000000000000000000000000000000000 GIT binary patch literal 0 HcmV?d00001 literal 64 scmYdj{&&Z(fkDBh;ojPWmVNIlTG)>zK*eA*vYbtV07FfSbOlTf00u4|E&u=k diff --git a/src/xenia/cpu/frontend/test/bin/instr_ori.dis b/src/xenia/cpu/frontend/test/bin/instr_ori.dis deleted file mode 100644 index 991338f98..000000000 --- a/src/xenia/cpu/frontend/test/bin/instr_ori.dis +++ /dev/null @@ -1,25 +0,0 @@ -Disassembly of section .text: - -0000000000100000 : - 100000: 60 83 fe dc ori r3,r4,65244 - 100004: 4e 80 00 20 blr - -0000000000100008 : - 100008: 3c 80 de ad lis r4,-8531 - 10000c: 60 84 be ef ori r4,r4,48879 - 100010: 78 84 07 c6 rldicr r4,r4,32,31 - 100014: 60 83 fe dc ori r3,r4,65244 - 100018: 4e 80 00 20 blr - -000000000010001c : - 10001c: 60 83 fe dc ori r3,r4,65244 - 100020: 4e 80 00 20 blr - -0000000000100024 : - 100024: 3c 80 de ad lis r4,-8531 - 100028: 60 84 be ef ori r4,r4,48879 - 10002c: 78 84 07 c6 rldicr r4,r4,32,31 - 100030: 3c 60 10 00 lis r3,4096 - 100034: 7c 84 1b 78 or r4,r4,r3 - 100038: 60 83 fe dc ori r3,r4,65244 - 10003c: 4e 80 00 20 blr diff --git a/src/xenia/cpu/frontend/test/bin/instr_ori.map b/src/xenia/cpu/frontend/test/bin/instr_ori.map deleted file mode 100644 index 8b3982507..000000000 --- a/src/xenia/cpu/frontend/test/bin/instr_ori.map +++ /dev/null @@ -1,4 +0,0 @@ -0000000000000000 t test_ori_1 -0000000000000008 t test_ori_1_constant -000000000000001c t test_ori_2 -0000000000000024 t test_ori_2_constant diff --git a/src/xenia/cpu/frontend/test/bin/instr_rldicl.bin b/src/xenia/cpu/frontend/test/bin/instr_rldicl.bin deleted file mode 100644 index 1c26ec42a1cd3fcff8b781c3bc0121f9a6868212..0000000000000000000000000000000000000000 GIT binary patch literal 0 HcmV?d00001 literal 640 zcmbuUY^4a$l$qWiLEz%VgP&F0Jhlo%MQB%=; z`~hKeA!;g`8Hg|!qNbvmod|OwYATwUh%gtTrlR==6Jhs4)KoP8e?(X: - 100000: 78 83 c0 00 rotldi r3,r4,24 - 100004: 4e 80 00 20 blr - -0000000000100008 : - 100008: 3c 80 01 23 lis r4,291 - 10000c: 60 84 45 67 ori r4,r4,17767 - 100010: 78 84 07 c6 rldicr r4,r4,32,31 - 100014: 3c 60 89 ab lis r3,-30293 - 100018: 60 63 cd ef ori r3,r3,52719 - 10001c: 78 63 00 20 clrldi r3,r3,32 - 100020: 7c 84 1b 78 or r4,r4,r3 - 100024: 78 83 c0 00 rotldi r3,r4,24 - 100028: 4e 80 00 20 blr - -000000000010002c : - 10002c: 78 83 c2 00 rldicl r3,r4,24,8 - 100030: 4e 80 00 20 blr - -0000000000100034 : - 100034: 3c 80 01 23 lis r4,291 - 100038: 60 84 45 67 ori r4,r4,17767 - 10003c: 78 84 07 c6 rldicr r4,r4,32,31 - 100040: 3c 60 89 ab lis r3,-30293 - 100044: 60 63 cd ef ori r3,r3,52719 - 100048: 78 63 00 20 clrldi r3,r3,32 - 10004c: 7c 84 1b 78 or r4,r4,r3 - 100050: 78 83 c2 00 rldicl r3,r4,24,8 - 100054: 4e 80 00 20 blr - -0000000000100058 : - 100058: 78 83 c7 e0 rldicl r3,r4,24,63 - 10005c: 4e 80 00 20 blr - -0000000000100060 : - 100060: 3c 80 01 23 lis r4,291 - 100064: 60 84 45 67 ori r4,r4,17767 - 100068: 78 84 07 c6 rldicr r4,r4,32,31 - 10006c: 3c 60 89 ab lis r3,-30293 - 100070: 60 63 cd ef ori r3,r3,52719 - 100074: 78 63 00 20 clrldi r3,r3,32 - 100078: 7c 84 1b 78 or r4,r4,r3 - 10007c: 78 83 c7 e0 rldicl r3,r4,24,63 - 100080: 4e 80 00 20 blr - -0000000000100084 : - 100084: 78 83 00 00 rotldi r3,r4,0 - 100088: 4e 80 00 20 blr - -000000000010008c : - 10008c: 3c 80 01 23 lis r4,291 - 100090: 60 84 45 67 ori r4,r4,17767 - 100094: 78 84 07 c6 rldicr r4,r4,32,31 - 100098: 3c 60 89 ab lis r3,-30293 - 10009c: 60 63 cd ef ori r3,r3,52719 - 1000a0: 78 63 00 20 clrldi r3,r3,32 - 1000a4: 7c 84 1b 78 or r4,r4,r3 - 1000a8: 78 83 00 00 rotldi r3,r4,0 - 1000ac: 4e 80 00 20 blr - -00000000001000b0 : - 1000b0: 78 83 07 e0 clrldi r3,r4,63 - 1000b4: 4e 80 00 20 blr - -00000000001000b8 : - 1000b8: 3c 80 01 23 lis r4,291 - 1000bc: 60 84 45 67 ori r4,r4,17767 - 1000c0: 78 84 07 c6 rldicr r4,r4,32,31 - 1000c4: 3c 60 89 ab lis r3,-30293 - 1000c8: 60 63 cd ef ori r3,r3,52719 - 1000cc: 78 63 00 20 clrldi r3,r3,32 - 1000d0: 7c 84 1b 78 or r4,r4,r3 - 1000d4: 78 83 07 e0 clrldi r3,r4,63 - 1000d8: 4e 80 00 20 blr - -00000000001000dc : - 1000dc: 78 83 02 00 clrldi r3,r4,8 - 1000e0: 4e 80 00 20 blr - -00000000001000e4 : - 1000e4: 3c 80 01 23 lis r4,291 - 1000e8: 60 84 45 67 ori r4,r4,17767 - 1000ec: 78 84 07 c6 rldicr r4,r4,32,31 - 1000f0: 3c 60 89 ab lis r3,-30293 - 1000f4: 60 63 cd ef ori r3,r3,52719 - 1000f8: 78 63 00 20 clrldi r3,r3,32 - 1000fc: 7c 84 1b 78 or r4,r4,r3 - 100100: 78 83 02 00 clrldi r3,r4,8 - 100104: 4e 80 00 20 blr - -0000000000100108 : - 100108: 78 83 f8 02 rotldi r3,r4,63 - 10010c: 4e 80 00 20 blr - -0000000000100110 : - 100110: 3c 80 01 23 lis r4,291 - 100114: 60 84 45 67 ori r4,r4,17767 - 100118: 78 84 07 c6 rldicr r4,r4,32,31 - 10011c: 3c 60 89 ab lis r3,-30293 - 100120: 60 63 cd ef ori r3,r3,52719 - 100124: 78 63 00 20 clrldi r3,r3,32 - 100128: 7c 84 1b 78 or r4,r4,r3 - 10012c: 78 83 f8 02 rotldi r3,r4,63 - 100130: 4e 80 00 20 blr - -0000000000100134 : - 100134: 78 83 ff e2 rldicl r3,r4,63,63 - 100138: 4e 80 00 20 blr - -000000000010013c : - 10013c: 3c 80 01 23 lis r4,291 - 100140: 60 84 45 67 ori r4,r4,17767 - 100144: 78 84 07 c6 rldicr r4,r4,32,31 - 100148: 3c 60 89 ab lis r3,-30293 - 10014c: 60 63 cd ef ori r3,r3,52719 - 100150: 78 63 00 20 clrldi r3,r3,32 - 100154: 7c 84 1b 78 or r4,r4,r3 - 100158: 78 83 ff e2 rldicl r3,r4,63,63 - 10015c: 4e 80 00 20 blr - -0000000000100160 : - 100160: 78 83 f8 00 rotldi r3,r4,31 - 100164: 4e 80 00 20 blr - -0000000000100168 : - 100168: 3c 80 01 23 lis r4,291 - 10016c: 60 84 45 67 ori r4,r4,17767 - 100170: 78 84 07 c6 rldicr r4,r4,32,31 - 100174: 3c 60 89 ab lis r3,-30293 - 100178: 60 63 cd ef ori r3,r3,52719 - 10017c: 78 63 00 20 clrldi r3,r3,32 - 100180: 7c 84 1b 78 or r4,r4,r3 - 100184: 78 83 f8 00 rotldi r3,r4,31 - 100188: 4e 80 00 20 blr - -000000000010018c : - 10018c: 78 83 d1 82 rldicl r3,r4,58,6 - 100190: 4e 80 00 20 blr - -0000000000100194 : - 100194: 3c 80 16 30 lis r4,5680 - 100198: 78 83 d1 82 rldicl r3,r4,58,6 - 10019c: 4e 80 00 20 blr - -00000000001001a0 : - 1001a0: 78 63 00 00 rotldi r3,r3,0 - 1001a4: 78 84 00 00 rotldi r4,r4,0 - 1001a8: 4e 80 00 20 blr - -00000000001001ac : - 1001ac: 3c 80 01 23 lis r4,291 - 1001b0: 60 84 45 67 ori r4,r4,17767 - 1001b4: 78 84 07 c6 rldicr r4,r4,32,31 - 1001b8: 3c 60 89 ab lis r3,-30293 - 1001bc: 60 63 cd ef ori r3,r3,52719 - 1001c0: 78 63 00 20 clrldi r3,r3,32 - 1001c4: 7c 84 1b 78 or r4,r4,r3 - 1001c8: 38 60 ff ff li r3,-1 - 1001cc: 78 63 00 00 rotldi r3,r3,0 - 1001d0: 78 84 00 00 rotldi r4,r4,0 - 1001d4: 4e 80 00 20 blr - -00000000001001d8 : - 1001d8: 78 63 f8 42 rldicl r3,r3,63,1 - 1001dc: 78 84 f8 42 rldicl r4,r4,63,1 - 1001e0: 4e 80 00 20 blr - -00000000001001e4 : - 1001e4: 3c 80 01 23 lis r4,291 - 1001e8: 60 84 45 67 ori r4,r4,17767 - 1001ec: 78 84 07 c6 rldicr r4,r4,32,31 - 1001f0: 3c 60 89 ab lis r3,-30293 - 1001f4: 60 63 cd ef ori r3,r3,52719 - 1001f8: 78 63 00 20 clrldi r3,r3,32 - 1001fc: 7c 84 1b 78 or r4,r4,r3 - 100200: 38 60 ff ff li r3,-1 - 100204: 78 63 f8 42 rldicl r3,r3,63,1 - 100208: 78 84 f8 42 rldicl r4,r4,63,1 - 10020c: 4e 80 00 20 blr - -0000000000100210 : - 100210: 78 63 00 22 rldicl r3,r3,32,32 - 100214: 78 84 00 22 rldicl r4,r4,32,32 - 100218: 4e 80 00 20 blr - -000000000010021c : - 10021c: 3c 80 01 23 lis r4,291 - 100220: 60 84 45 67 ori r4,r4,17767 - 100224: 78 84 07 c6 rldicr r4,r4,32,31 - 100228: 3c 60 89 ab lis r3,-30293 - 10022c: 60 63 cd ef ori r3,r3,52719 - 100230: 78 63 00 20 clrldi r3,r3,32 - 100234: 7c 84 1b 78 or r4,r4,r3 - 100238: 38 60 ff ff li r3,-1 - 10023c: 78 63 00 22 rldicl r3,r3,32,32 - 100240: 78 84 00 22 rldicl r4,r4,32,32 - 100244: 4e 80 00 20 blr - -0000000000100248 : - 100248: 78 63 0f e0 rldicl r3,r3,1,63 - 10024c: 78 84 0f e0 rldicl r4,r4,1,63 - 100250: 4e 80 00 20 blr - -0000000000100254 : - 100254: 3c 80 01 23 lis r4,291 - 100258: 60 84 45 67 ori r4,r4,17767 - 10025c: 78 84 07 c6 rldicr r4,r4,32,31 - 100260: 3c 60 89 ab lis r3,-30293 - 100264: 60 63 cd ef ori r3,r3,52719 - 100268: 78 63 00 20 clrldi r3,r3,32 - 10026c: 7c 84 1b 78 or r4,r4,r3 - 100270: 38 60 ff ff li r3,-1 - 100274: 78 63 0f e0 rldicl r3,r3,1,63 - 100278: 78 84 0f e0 rldicl r4,r4,1,63 - 10027c: 4e 80 00 20 blr diff --git a/src/xenia/cpu/frontend/test/bin/instr_rldicl.map b/src/xenia/cpu/frontend/test/bin/instr_rldicl.map deleted file mode 100644 index 188925358..000000000 --- a/src/xenia/cpu/frontend/test/bin/instr_rldicl.map +++ /dev/null @@ -1,28 +0,0 @@ -0000000000000000 t test_rldicl_1 -0000000000000008 t test_rldicl_1_constant -000000000000002c t test_rldicl_2 -0000000000000034 t test_rldicl_2_constant -0000000000000058 t test_rldicl_3 -0000000000000060 t test_rldicl_3_constant -0000000000000084 t test_rldicl_4 -000000000000008c t test_rldicl_4_constant -00000000000000b0 t test_rldicl_5 -00000000000000b8 t test_rldicl_5_constant -00000000000000dc t test_rldicl_6 -00000000000000e4 t test_rldicl_6_constant -0000000000000108 t test_rldicl_7 -0000000000000110 t test_rldicl_7_constant -0000000000000134 t test_rldicl_8 -000000000000013c t test_rldicl_8_constant -0000000000000160 t test_rldicl_9 -0000000000000168 t test_rldicl_9_constant -000000000000018c t test_rldicl_10 -0000000000000194 t test_rldicl_10_constant -00000000000001a0 t test_srdi_1 -00000000000001ac t test_srdi_1_constant -00000000000001d8 t test_srdi_2 -00000000000001e4 t test_srdi_2_constant -0000000000000210 t test_srdi_3 -000000000000021c t test_srdi_3_constant -0000000000000248 t test_srdi_4 -0000000000000254 t test_srdi_4_constant diff --git a/src/xenia/cpu/frontend/test/bin/instr_rldicr.bin b/src/xenia/cpu/frontend/test/bin/instr_rldicr.bin deleted file mode 100644 index ee6d7875c9d108b7ada5aeebc9acd68c28585ac2..0000000000000000000000000000000000000000 GIT binary patch literal 0 HcmV?d00001 literal 620 zcmbuUY^4a$l$qWiLEz%VgP&F0Jhlo%MQB%=; z{0U)mA!;g`8Hg|!qNbvmod|OwYATwUh%gtTrlR==8)5fC)KoP8e@0j>L=DhfBHRE` zQ<2R61Q`AV{b!Nz|39+Yie&yJ6)pTr2)PNO51|%l#xYQQ6Q>WMwj%ilTSW`u@PgQf GPzwN3An>;U diff --git a/src/xenia/cpu/frontend/test/bin/instr_rldicr.dis b/src/xenia/cpu/frontend/test/bin/instr_rldicr.dis deleted file mode 100644 index d9aa3d5d8..000000000 --- a/src/xenia/cpu/frontend/test/bin/instr_rldicr.dis +++ /dev/null @@ -1,208 +0,0 @@ -Disassembly of section .text: - -0000000000100000 : - 100000: 78 83 c0 04 rldicr r3,r4,24,0 - 100004: 4e 80 00 20 blr - -0000000000100008 : - 100008: 3c 80 01 23 lis r4,291 - 10000c: 60 84 45 67 ori r4,r4,17767 - 100010: 78 84 07 c6 rldicr r4,r4,32,31 - 100014: 3c 60 89 ab lis r3,-30293 - 100018: 60 63 cd ef ori r3,r3,52719 - 10001c: 78 63 00 20 clrldi r3,r3,32 - 100020: 7c 84 1b 78 or r4,r4,r3 - 100024: 78 83 c0 04 rldicr r3,r4,24,0 - 100028: 4e 80 00 20 blr - -000000000010002c : - 10002c: 78 83 c2 04 rldicr r3,r4,24,8 - 100030: 4e 80 00 20 blr - -0000000000100034 : - 100034: 3c 80 01 23 lis r4,291 - 100038: 60 84 45 67 ori r4,r4,17767 - 10003c: 78 84 07 c6 rldicr r4,r4,32,31 - 100040: 3c 60 89 ab lis r3,-30293 - 100044: 60 63 cd ef ori r3,r3,52719 - 100048: 78 63 00 20 clrldi r3,r3,32 - 10004c: 7c 84 1b 78 or r4,r4,r3 - 100050: 78 83 c2 04 rldicr r3,r4,24,8 - 100054: 4e 80 00 20 blr - -0000000000100058 : - 100058: 78 83 c7 e4 rldicr r3,r4,24,63 - 10005c: 4e 80 00 20 blr - -0000000000100060 : - 100060: 3c 80 01 23 lis r4,291 - 100064: 60 84 45 67 ori r4,r4,17767 - 100068: 78 84 07 c6 rldicr r4,r4,32,31 - 10006c: 3c 60 89 ab lis r3,-30293 - 100070: 60 63 cd ef ori r3,r3,52719 - 100074: 78 63 00 20 clrldi r3,r3,32 - 100078: 7c 84 1b 78 or r4,r4,r3 - 10007c: 78 83 c7 e4 rldicr r3,r4,24,63 - 100080: 4e 80 00 20 blr - -0000000000100084 : - 100084: 78 83 00 04 rldicr r3,r4,0,0 - 100088: 4e 80 00 20 blr - -000000000010008c : - 10008c: 3c 80 01 23 lis r4,291 - 100090: 60 84 45 67 ori r4,r4,17767 - 100094: 78 84 07 c6 rldicr r4,r4,32,31 - 100098: 3c 60 89 ab lis r3,-30293 - 10009c: 60 63 cd ef ori r3,r3,52719 - 1000a0: 78 63 00 20 clrldi r3,r3,32 - 1000a4: 7c 84 1b 78 or r4,r4,r3 - 1000a8: 78 83 00 04 rldicr r3,r4,0,0 - 1000ac: 4e 80 00 20 blr - -00000000001000b0 : - 1000b0: 78 83 07 e4 rldicr r3,r4,0,63 - 1000b4: 4e 80 00 20 blr - -00000000001000b8 : - 1000b8: 3c 80 01 23 lis r4,291 - 1000bc: 60 84 45 67 ori r4,r4,17767 - 1000c0: 78 84 07 c6 rldicr r4,r4,32,31 - 1000c4: 3c 60 89 ab lis r3,-30293 - 1000c8: 60 63 cd ef ori r3,r3,52719 - 1000cc: 78 63 00 20 clrldi r3,r3,32 - 1000d0: 7c 84 1b 78 or r4,r4,r3 - 1000d4: 78 83 07 e4 rldicr r3,r4,0,63 - 1000d8: 4e 80 00 20 blr - -00000000001000dc : - 1000dc: 78 83 02 04 rldicr r3,r4,0,8 - 1000e0: 4e 80 00 20 blr - -00000000001000e4 : - 1000e4: 3c 80 01 23 lis r4,291 - 1000e8: 60 84 45 67 ori r4,r4,17767 - 1000ec: 78 84 07 c6 rldicr r4,r4,32,31 - 1000f0: 3c 60 89 ab lis r3,-30293 - 1000f4: 60 63 cd ef ori r3,r3,52719 - 1000f8: 78 63 00 20 clrldi r3,r3,32 - 1000fc: 7c 84 1b 78 or r4,r4,r3 - 100100: 78 83 02 04 rldicr r3,r4,0,8 - 100104: 4e 80 00 20 blr - -0000000000100108 : - 100108: 78 83 f8 06 rldicr r3,r4,63,0 - 10010c: 4e 80 00 20 blr - -0000000000100110 : - 100110: 3c 80 01 23 lis r4,291 - 100114: 60 84 45 67 ori r4,r4,17767 - 100118: 78 84 07 c6 rldicr r4,r4,32,31 - 10011c: 3c 60 89 ab lis r3,-30293 - 100120: 60 63 cd ef ori r3,r3,52719 - 100124: 78 63 00 20 clrldi r3,r3,32 - 100128: 7c 84 1b 78 or r4,r4,r3 - 10012c: 78 83 f8 06 rldicr r3,r4,63,0 - 100130: 4e 80 00 20 blr - -0000000000100134 : - 100134: 78 83 ff e6 rldicr r3,r4,63,63 - 100138: 4e 80 00 20 blr - -000000000010013c : - 10013c: 3c 80 01 23 lis r4,291 - 100140: 60 84 45 67 ori r4,r4,17767 - 100144: 78 84 07 c6 rldicr r4,r4,32,31 - 100148: 3c 60 89 ab lis r3,-30293 - 10014c: 60 63 cd ef ori r3,r3,52719 - 100150: 78 63 00 20 clrldi r3,r3,32 - 100154: 7c 84 1b 78 or r4,r4,r3 - 100158: 78 83 ff e6 rldicr r3,r4,63,63 - 10015c: 4e 80 00 20 blr - -0000000000100160 : - 100160: 78 83 f8 04 rldicr r3,r4,31,0 - 100164: 4e 80 00 20 blr - -0000000000100168 : - 100168: 3c 80 01 23 lis r4,291 - 10016c: 60 84 45 67 ori r4,r4,17767 - 100170: 78 84 07 c6 rldicr r4,r4,32,31 - 100174: 3c 60 89 ab lis r3,-30293 - 100178: 60 63 cd ef ori r3,r3,52719 - 10017c: 78 63 00 20 clrldi r3,r3,32 - 100180: 7c 84 1b 78 or r4,r4,r3 - 100184: 78 83 f8 04 rldicr r3,r4,31,0 - 100188: 4e 80 00 20 blr - -000000000010018c : - 10018c: 78 63 07 e4 rldicr r3,r3,0,63 - 100190: 78 84 07 e4 rldicr r4,r4,0,63 - 100194: 4e 80 00 20 blr - -0000000000100198 : - 100198: 3c 80 01 23 lis r4,291 - 10019c: 60 84 45 67 ori r4,r4,17767 - 1001a0: 78 84 07 c6 rldicr r4,r4,32,31 - 1001a4: 3c 60 89 ab lis r3,-30293 - 1001a8: 60 63 cd ef ori r3,r3,52719 - 1001ac: 78 63 00 20 clrldi r3,r3,32 - 1001b0: 7c 84 1b 78 or r4,r4,r3 - 1001b4: 38 60 ff ff li r3,-1 - 1001b8: 78 63 07 e4 rldicr r3,r3,0,63 - 1001bc: 78 84 07 e4 rldicr r4,r4,0,63 - 1001c0: 4e 80 00 20 blr - -00000000001001c4 : - 1001c4: 78 63 0f a4 rldicr r3,r3,1,62 - 1001c8: 78 84 0f a4 rldicr r4,r4,1,62 - 1001cc: 4e 80 00 20 blr - -00000000001001d0 : - 1001d0: 3c 80 01 23 lis r4,291 - 1001d4: 60 84 45 67 ori r4,r4,17767 - 1001d8: 78 84 07 c6 rldicr r4,r4,32,31 - 1001dc: 3c 60 89 ab lis r3,-30293 - 1001e0: 60 63 cd ef ori r3,r3,52719 - 1001e4: 78 63 00 20 clrldi r3,r3,32 - 1001e8: 7c 84 1b 78 or r4,r4,r3 - 1001ec: 38 60 ff ff li r3,-1 - 1001f0: 78 63 0f a4 rldicr r3,r3,1,62 - 1001f4: 78 84 0f a4 rldicr r4,r4,1,62 - 1001f8: 4e 80 00 20 blr - -00000000001001fc : - 1001fc: 78 63 07 c6 rldicr r3,r3,32,31 - 100200: 78 84 07 c6 rldicr r4,r4,32,31 - 100204: 4e 80 00 20 blr - -0000000000100208 : - 100208: 3c 80 01 23 lis r4,291 - 10020c: 60 84 45 67 ori r4,r4,17767 - 100210: 78 84 07 c6 rldicr r4,r4,32,31 - 100214: 3c 60 89 ab lis r3,-30293 - 100218: 60 63 cd ef ori r3,r3,52719 - 10021c: 78 63 00 20 clrldi r3,r3,32 - 100220: 7c 84 1b 78 or r4,r4,r3 - 100224: 38 60 ff ff li r3,-1 - 100228: 78 63 07 c6 rldicr r3,r3,32,31 - 10022c: 78 84 07 c6 rldicr r4,r4,32,31 - 100230: 4e 80 00 20 blr - -0000000000100234 : - 100234: 78 63 f8 06 rldicr r3,r3,63,0 - 100238: 78 84 f8 06 rldicr r4,r4,63,0 - 10023c: 4e 80 00 20 blr - -0000000000100240 : - 100240: 3c 80 01 23 lis r4,291 - 100244: 60 84 45 67 ori r4,r4,17767 - 100248: 78 84 07 c6 rldicr r4,r4,32,31 - 10024c: 3c 60 89 ab lis r3,-30293 - 100250: 60 63 cd ef ori r3,r3,52719 - 100254: 78 63 00 20 clrldi r3,r3,32 - 100258: 7c 84 1b 78 or r4,r4,r3 - 10025c: 38 60 ff ff li r3,-1 - 100260: 78 63 f8 06 rldicr r3,r3,63,0 - 100264: 78 84 f8 06 rldicr r4,r4,63,0 - 100268: 4e 80 00 20 blr diff --git a/src/xenia/cpu/frontend/test/bin/instr_rldicr.map b/src/xenia/cpu/frontend/test/bin/instr_rldicr.map deleted file mode 100644 index de7bbecb2..000000000 --- a/src/xenia/cpu/frontend/test/bin/instr_rldicr.map +++ /dev/null @@ -1,26 +0,0 @@ -0000000000000000 t test_rldicr_1 -0000000000000008 t test_rldicr_1_constant -000000000000002c t test_rldicr_2 -0000000000000034 t test_rldicr_2_constant -0000000000000058 t test_rldicr_3 -0000000000000060 t test_rldicr_3_constant -0000000000000084 t test_rldicr_4 -000000000000008c t test_rldicr_4_constant -00000000000000b0 t test_rldicr_5 -00000000000000b8 t test_rldicr_5_constant -00000000000000dc t test_rldicr_6 -00000000000000e4 t test_rldicr_6_constant -0000000000000108 t test_rldicr_7 -0000000000000110 t test_rldicr_7_constant -0000000000000134 t test_rldicr_8 -000000000000013c t test_rldicr_8_constant -0000000000000160 t test_rldicr_9 -0000000000000168 t test_rldicr_9_constant -000000000000018c t test_sldi_1 -0000000000000198 t test_sldi_1_constant -00000000000001c4 t test_sldi_2 -00000000000001d0 t test_sldi_2_constant -00000000000001fc t test_sldi_3 -0000000000000208 t test_sldi_3_constant -0000000000000234 t test_sldi_4 -0000000000000240 t test_sldi_4_constant diff --git a/src/xenia/cpu/frontend/test/bin/instr_rlwimi.bin b/src/xenia/cpu/frontend/test/bin/instr_rlwimi.bin deleted file mode 100644 index 944050d6c336f01d4953cc985f41b6c7f0042878..0000000000000000000000000000000000000000 GIT binary patch literal 0 HcmV?d00001 literal 72 zcmWG&6R`4YU{J7WIQ1`~W!Jun7WQK{2@@C+k_{Ltk{J|gTBIv%4%}OtaBScEien%- R2A~`RGg$7JbVUGEKL8Mo8wvmb diff --git a/src/xenia/cpu/frontend/test/bin/instr_rlwimi.dis b/src/xenia/cpu/frontend/test/bin/instr_rlwimi.dis deleted file mode 100644 index 1a8414f80..000000000 --- a/src/xenia/cpu/frontend/test/bin/instr_rlwimi.dis +++ /dev/null @@ -1,23 +0,0 @@ -Disassembly of section .text: - -0000000000100000 : - 100000: 50 86 10 3a rlwimi r6,r4,2,0,29 - 100004: 4e 80 00 20 blr - -0000000000100008 : - 100008: 3c 80 ca fe lis r4,-13570 - 10000c: 60 84 ba be ori r4,r4,47806 - 100010: 78 84 07 c6 rldicr r4,r4,32,31 - 100014: 3c 60 90 00 lis r3,-28672 - 100018: 60 63 30 00 ori r3,r3,12288 - 10001c: 78 63 00 20 clrldi r3,r3,32 - 100020: 7c 84 1b 78 or r4,r4,r3 - 100024: 3c c0 de ad lis r6,-8531 - 100028: 60 c6 be ef ori r6,r6,48879 - 10002c: 78 c6 07 c6 rldicr r6,r6,32,31 - 100030: 3c 60 00 00 lis r3,0 - 100034: 60 63 00 03 ori r3,r3,3 - 100038: 78 63 00 20 clrldi r3,r3,32 - 10003c: 7c c6 1b 78 or r6,r6,r3 - 100040: 50 86 10 3a rlwimi r6,r4,2,0,29 - 100044: 4e 80 00 20 blr diff --git a/src/xenia/cpu/frontend/test/bin/instr_rlwimi.map b/src/xenia/cpu/frontend/test/bin/instr_rlwimi.map deleted file mode 100644 index 83309702c..000000000 --- a/src/xenia/cpu/frontend/test/bin/instr_rlwimi.map +++ /dev/null @@ -1,2 +0,0 @@ -0000000000000000 t test_rlwimi -0000000000000008 t test_rlwimi_constant diff --git a/src/xenia/cpu/frontend/test/bin/instr_rlwinm.bin b/src/xenia/cpu/frontend/test/bin/instr_rlwinm.bin deleted file mode 100644 index edc8b1ec93f0cae86ca23c90e73abe99e32a661d..0000000000000000000000000000000000000000 GIT binary patch literal 0 HcmV?d00001 literal 244 zcmWGp{@%{7fkDAy0fRvZlpWH1NDd@s(;#G$&=OVw#RuJ(C3<)g; z3>7U53NSGsZ4Hszz=9+P77J-+tU@&p!VhU?0J{lcKZFkyS3p${;fFM{ps9!OLz-LA H#36hDf73{3 diff --git a/src/xenia/cpu/frontend/test/bin/instr_rlwinm.dis b/src/xenia/cpu/frontend/test/bin/instr_rlwinm.dis deleted file mode 100644 index 061f63561..000000000 --- a/src/xenia/cpu/frontend/test/bin/instr_rlwinm.dis +++ /dev/null @@ -1,102 +0,0 @@ -Disassembly of section .text: - -0000000000100000 : - 100000: 54 a7 ef 3e rlwinm r7,r5,29,28,31 - 100004: 4e 80 00 20 blr - -0000000000100008 : - 100008: 38 a0 00 30 li r5,48 - 10000c: 54 a7 ef 3e rlwinm r7,r5,29,28,31 - 100010: 4e 80 00 20 blr - -0000000000100014 : - 100014: 54 83 c2 1e rlwinm r3,r4,24,8,15 - 100018: 4e 80 00 20 blr - -000000000010001c : - 10001c: 3c 80 12 34 lis r4,4660 - 100020: 60 84 56 78 ori r4,r4,22136 - 100024: 54 83 c2 1e rlwinm r3,r4,24,8,15 - 100028: 4e 80 00 20 blr - -000000000010002c : - 10002c: 54 83 20 36 rlwinm r3,r4,4,0,27 - 100030: 4e 80 00 20 blr - -0000000000100034 : - 100034: 3c 80 12 34 lis r4,4660 - 100038: 60 84 56 78 ori r4,r4,22136 - 10003c: 54 83 20 36 rlwinm r3,r4,4,0,27 - 100040: 4e 80 00 20 blr - -0000000000100044 : - 100044: 54 83 10 3a rlwinm r3,r4,2,0,29 - 100048: 4e 80 00 20 blr - -000000000010004c : - 10004c: 3c 80 90 00 lis r4,-28672 - 100050: 60 84 30 00 ori r4,r4,12288 - 100054: 78 84 00 20 clrldi r4,r4,32 - 100058: 54 83 10 3a rlwinm r3,r4,2,0,29 - 10005c: 4e 80 00 20 blr - -0000000000100060 : - 100060: 54 83 10 3b rlwinm. r3,r4,2,0,29 - 100064: 4e 80 00 20 blr - -0000000000100068 : - 100068: 3c 80 b0 04 lis r4,-20476 - 10006c: 60 84 30 00 ori r4,r4,12288 - 100070: 78 84 00 20 clrldi r4,r4,32 - 100074: 54 83 10 3b rlwinm. r3,r4,2,0,29 - 100078: 4e 80 00 20 blr - -000000000010007c : - 10007c: 54 83 01 7a rlwinm r3,r4,0,5,29 - 100080: 4e 80 00 20 blr - -0000000000100084 : - 100084: 3c 80 12 34 lis r4,4660 - 100088: 60 84 56 78 ori r4,r4,22136 - 10008c: 54 83 01 7a rlwinm r3,r4,0,5,29 - 100090: 4e 80 00 20 blr - -0000000000100094 : - 100094: 54 83 00 3e rotlwi r3,r4,0 - 100098: 4e 80 00 20 blr - -000000000010009c : - 10009c: 3c 80 12 34 lis r4,4660 - 1000a0: 60 84 56 78 ori r4,r4,22136 - 1000a4: 54 83 00 3e rotlwi r3,r4,0 - 1000a8: 4e 80 00 20 blr - -00000000001000ac : - 1000ac: 54 83 00 20 rlwinm r3,r4,0,0,16 - 1000b0: 4e 80 00 20 blr - -00000000001000b4 : - 1000b4: 3c 80 12 34 lis r4,4660 - 1000b8: 60 84 56 78 ori r4,r4,22136 - 1000bc: 54 83 00 20 rlwinm r3,r4,0,0,16 - 1000c0: 4e 80 00 20 blr - -00000000001000c4 : - 1000c4: 54 83 04 3e clrlwi r3,r4,16 - 1000c8: 4e 80 00 20 blr - -00000000001000cc : - 1000cc: 3c 80 12 34 lis r4,4660 - 1000d0: 60 84 56 78 ori r4,r4,22136 - 1000d4: 54 83 04 3e clrlwi r3,r4,16 - 1000d8: 4e 80 00 20 blr - -00000000001000dc : - 1000dc: 54 83 84 3e rlwinm r3,r4,16,16,31 - 1000e0: 4e 80 00 20 blr - -00000000001000e4 : - 1000e4: 3c 80 12 34 lis r4,4660 - 1000e8: 60 84 56 78 ori r4,r4,22136 - 1000ec: 54 83 84 3e rlwinm r3,r4,16,16,31 - 1000f0: 4e 80 00 20 blr diff --git a/src/xenia/cpu/frontend/test/bin/instr_rlwinm.map b/src/xenia/cpu/frontend/test/bin/instr_rlwinm.map deleted file mode 100644 index 308603c61..000000000 --- a/src/xenia/cpu/frontend/test/bin/instr_rlwinm.map +++ /dev/null @@ -1,20 +0,0 @@ -0000000000000000 t test_rlwinm_extrwi -0000000000000008 t test_rlwinm_extrwi_constant -0000000000000014 t test_rlwinm_1 -000000000000001c t test_rlwinm_1_constant -000000000000002c t test_rlwinm_2 -0000000000000034 t test_rlwinm_2_constant -0000000000000044 t test_rlwinm_3 -000000000000004c t test_rlwinm_3_constant -0000000000000060 t test_rlwinm_4 -0000000000000068 t test_rlwinm_4_constant -000000000000007c t test_rlwinm_5 -0000000000000084 t test_rlwinm_5_constant -0000000000000094 t test_rlwinm_6 -000000000000009c t test_rlwinm_6_constant -00000000000000ac t test_rlwinm_7 -00000000000000b4 t test_rlwinm_7_constant -00000000000000c4 t test_rlwinm_8 -00000000000000cc t test_rlwinm_8_constant -00000000000000dc t test_rlwinm_9 -00000000000000e4 t test_rlwinm_9_constant diff --git a/src/xenia/cpu/frontend/test/bin/instr_rlwnm.bin b/src/xenia/cpu/frontend/test/bin/instr_rlwnm.bin deleted file mode 100644 index 8d3bfc9f334858f00e05f0a9342d27d3fa1c51bb..0000000000000000000000000000000000000000 GIT binary patch literal 0 HcmV?d00001 literal 288 zcma!P){^sUU{J7W5Hd+<39GPJz#tI=6^m)sFhi4Lfr$ZWD~Q|#hJ+RahKd#j1)yFg zm^hHOhRAPVL6ZlI$24nJp_$D969ekC!<2)F0p%31$brRTnsu<~gNR{~6M%_fu}=Xe F1_0%;QEdPK diff --git a/src/xenia/cpu/frontend/test/bin/instr_rlwnm.dis b/src/xenia/cpu/frontend/test/bin/instr_rlwnm.dis deleted file mode 100644 index 5cd72c2f0..000000000 --- a/src/xenia/cpu/frontend/test/bin/instr_rlwnm.dis +++ /dev/null @@ -1,113 +0,0 @@ -Disassembly of section .text: - -0000000000100000 : - 100000: 5c 83 2a 1e rlwnm r3,r4,r5,8,15 - 100004: 4e 80 00 20 blr - -0000000000100008 : - 100008: 3c 80 12 34 lis r4,4660 - 10000c: 60 84 56 78 ori r4,r4,22136 - 100010: 38 a0 00 18 li r5,24 - 100014: 5c 83 2a 1e rlwnm r3,r4,r5,8,15 - 100018: 4e 80 00 20 blr - -000000000010001c : - 10001c: 5c 83 28 36 rlwnm r3,r4,r5,0,27 - 100020: 4e 80 00 20 blr - -0000000000100024 : - 100024: 3c 80 12 34 lis r4,4660 - 100028: 60 84 56 78 ori r4,r4,22136 - 10002c: 38 a0 00 04 li r5,4 - 100030: 5c 83 28 36 rlwnm r3,r4,r5,0,27 - 100034: 4e 80 00 20 blr - -0000000000100038 : - 100038: 5c 83 28 3a rlwnm r3,r4,r5,0,29 - 10003c: 4e 80 00 20 blr - -0000000000100040 : - 100040: 3c 80 90 00 lis r4,-28672 - 100044: 60 84 30 00 ori r4,r4,12288 - 100048: 78 84 00 20 clrldi r4,r4,32 - 10004c: 38 a0 00 02 li r5,2 - 100050: 5c 83 28 3a rlwnm r3,r4,r5,0,29 - 100054: 4e 80 00 20 blr - -0000000000100058 : - 100058: 5c 83 28 3b rlwnm. r3,r4,r5,0,29 - 10005c: 4e 80 00 20 blr - -0000000000100060 : - 100060: 3c 80 b0 04 lis r4,-20476 - 100064: 60 84 30 00 ori r4,r4,12288 - 100068: 78 84 00 20 clrldi r4,r4,32 - 10006c: 38 a0 00 02 li r5,2 - 100070: 5c 83 28 3b rlwnm. r3,r4,r5,0,29 - 100074: 4e 80 00 20 blr - -0000000000100078 : - 100078: 5c 83 29 7a rlwnm r3,r4,r5,5,29 - 10007c: 4e 80 00 20 blr - -0000000000100080 : - 100080: 3c 80 12 34 lis r4,4660 - 100084: 60 84 56 78 ori r4,r4,22136 - 100088: 38 a0 00 00 li r5,0 - 10008c: 5c 83 29 7a rlwnm r3,r4,r5,5,29 - 100090: 4e 80 00 20 blr - -0000000000100094 : - 100094: 5c 83 28 3e rotlw r3,r4,r5 - 100098: 4e 80 00 20 blr - -000000000010009c : - 10009c: 3c 80 12 34 lis r4,4660 - 1000a0: 60 84 56 78 ori r4,r4,22136 - 1000a4: 38 a0 00 00 li r5,0 - 1000a8: 5c 83 28 3e rotlw r3,r4,r5 - 1000ac: 4e 80 00 20 blr - -00000000001000b0 : - 1000b0: 5c 83 28 20 rlwnm r3,r4,r5,0,16 - 1000b4: 4e 80 00 20 blr - -00000000001000b8 : - 1000b8: 3c 80 12 34 lis r4,4660 - 1000bc: 60 84 56 78 ori r4,r4,22136 - 1000c0: 38 a0 00 00 li r5,0 - 1000c4: 5c 83 28 20 rlwnm r3,r4,r5,0,16 - 1000c8: 4e 80 00 20 blr - -00000000001000cc : - 1000cc: 5c 83 2c 3e rlwnm r3,r4,r5,16,31 - 1000d0: 4e 80 00 20 blr - -00000000001000d4 : - 1000d4: 3c 80 12 34 lis r4,4660 - 1000d8: 60 84 56 78 ori r4,r4,22136 - 1000dc: 38 a0 00 00 li r5,0 - 1000e0: 5c 83 2c 3e rlwnm r3,r4,r5,16,31 - 1000e4: 4e 80 00 20 blr - -00000000001000e8 : - 1000e8: 5c 83 2c 3e rlwnm r3,r4,r5,16,31 - 1000ec: 4e 80 00 20 blr - -00000000001000f0 : - 1000f0: 3c 80 12 34 lis r4,4660 - 1000f4: 60 84 56 78 ori r4,r4,22136 - 1000f8: 38 a0 00 10 li r5,16 - 1000fc: 5c 83 2c 3e rlwnm r3,r4,r5,16,31 - 100100: 4e 80 00 20 blr - -0000000000100104 : - 100104: 5c 83 28 3e rotlw r3,r4,r5 - 100108: 4e 80 00 20 blr - -000000000010010c : - 10010c: 3c 80 12 34 lis r4,4660 - 100110: 60 84 56 78 ori r4,r4,22136 - 100114: 38 a0 00 20 li r5,32 - 100118: 5c 83 28 3e rotlw r3,r4,r5 - 10011c: 4e 80 00 20 blr diff --git a/src/xenia/cpu/frontend/test/bin/instr_rlwnm.map b/src/xenia/cpu/frontend/test/bin/instr_rlwnm.map deleted file mode 100644 index 82c8a80c5..000000000 --- a/src/xenia/cpu/frontend/test/bin/instr_rlwnm.map +++ /dev/null @@ -1,20 +0,0 @@ -0000000000000000 t test_rlwnm_1 -0000000000000008 t test_rlwnm_1_constant -000000000000001c t test_rlwnm_2 -0000000000000024 t test_rlwnm_2_constant -0000000000000038 t test_rlwnm_3 -0000000000000040 t test_rlwnm_3_constant -0000000000000058 t test_rlwnm_4 -0000000000000060 t test_rlwnm_4_constant -0000000000000078 t test_rlwnm_5 -0000000000000080 t test_rlwnm_5_constant -0000000000000094 t test_rlwnm_6 -000000000000009c t test_rlwnm_6_constant -00000000000000b0 t test_rlwnm_7 -00000000000000b8 t test_rlwnm_7_constant -00000000000000cc t test_rlwnm_8 -00000000000000d4 t test_rlwnm_8_constant -00000000000000e8 t test_rlwnm_9 -00000000000000f0 t test_rlwnm_9_constant -0000000000000104 t test_rlwnm_10 -000000000000010c t test_rlwnm_10_constant diff --git a/src/xenia/cpu/frontend/test/bin/instr_sld.bin b/src/xenia/cpu/frontend/test/bin/instr_sld.bin deleted file mode 100644 index b61f59d63e64cd6a12cc04f5b4d7d5374bf5f218..0000000000000000000000000000000000000000 GIT binary patch literal 0 HcmV?d00001 literal 168 zcmb^}!Dy&@I~X5EL&fc3d>9QCcYyI> KG*mnV#s>iP-Z&xv diff --git a/src/xenia/cpu/frontend/test/bin/instr_sld.dis b/src/xenia/cpu/frontend/test/bin/instr_sld.dis deleted file mode 100644 index 6999f453d..000000000 --- a/src/xenia/cpu/frontend/test/bin/instr_sld.dis +++ /dev/null @@ -1,71 +0,0 @@ -Disassembly of section .text: - -0000000000100000 : - 100000: 7c 83 28 36 sld r3,r4,r5 - 100004: 4e 80 00 20 blr - -0000000000100008 : - 100008: 38 80 00 01 li r4,1 - 10000c: 38 a0 00 00 li r5,0 - 100010: 7c 83 28 36 sld r3,r4,r5 - 100014: 4e 80 00 20 blr - -0000000000100018 : - 100018: 7c 83 28 36 sld r3,r4,r5 - 10001c: 4e 80 00 20 blr - -0000000000100020 : - 100020: 38 80 ff ff li r4,-1 - 100024: 38 a0 00 00 li r5,0 - 100028: 7c 83 28 36 sld r3,r4,r5 - 10002c: 4e 80 00 20 blr - -0000000000100030 : - 100030: 7c 83 28 36 sld r3,r4,r5 - 100034: 4e 80 00 20 blr - -0000000000100038 : - 100038: 38 80 ff ff li r4,-1 - 10003c: 38 a0 00 01 li r5,1 - 100040: 7c 83 28 36 sld r3,r4,r5 - 100044: 4e 80 00 20 blr - -0000000000100048 : - 100048: 7c 83 28 36 sld r3,r4,r5 - 10004c: 4e 80 00 20 blr - -0000000000100050 : - 100050: 38 80 ff ff li r4,-1 - 100054: 38 a0 00 3e li r5,62 - 100058: 7c 83 28 36 sld r3,r4,r5 - 10005c: 4e 80 00 20 blr - -0000000000100060 : - 100060: 7c 83 28 36 sld r3,r4,r5 - 100064: 4e 80 00 20 blr - -0000000000100068 : - 100068: 38 80 ff ff li r4,-1 - 10006c: 38 a0 00 3f li r5,63 - 100070: 7c 83 28 36 sld r3,r4,r5 - 100074: 4e 80 00 20 blr - -0000000000100078 : - 100078: 7c 83 28 36 sld r3,r4,r5 - 10007c: 4e 80 00 20 blr - -0000000000100080 : - 100080: 38 80 ff ff li r4,-1 - 100084: 38 a0 00 40 li r5,64 - 100088: 7c 83 28 36 sld r3,r4,r5 - 10008c: 4e 80 00 20 blr - -0000000000100090 : - 100090: 7c 83 28 36 sld r3,r4,r5 - 100094: 4e 80 00 20 blr - -0000000000100098 : - 100098: 38 80 ff ff li r4,-1 - 10009c: 38 a0 00 64 li r5,100 - 1000a0: 7c 83 28 36 sld r3,r4,r5 - 1000a4: 4e 80 00 20 blr diff --git a/src/xenia/cpu/frontend/test/bin/instr_sld.map b/src/xenia/cpu/frontend/test/bin/instr_sld.map deleted file mode 100644 index 454809fb2..000000000 --- a/src/xenia/cpu/frontend/test/bin/instr_sld.map +++ /dev/null @@ -1,14 +0,0 @@ -0000000000000000 t test_sld_1 -0000000000000008 t test_sld_1_constant -0000000000000018 t test_sld_2 -0000000000000020 t test_sld_2_constant -0000000000000030 t test_sld_3 -0000000000000038 t test_sld_3_constant -0000000000000048 t test_sld_4 -0000000000000050 t test_sld_4_constant -0000000000000060 t test_sld_5 -0000000000000068 t test_sld_5_constant -0000000000000078 t test_sld_6 -0000000000000080 t test_sld_6_constant -0000000000000090 t test_sld_7 -0000000000000098 t test_sld_7_constant diff --git a/src/xenia/cpu/frontend/test/bin/instr_slw.bin b/src/xenia/cpu/frontend/test/bin/instr_slw.bin deleted file mode 100644 index 8d4b0bbe680db77a44673125ebb2b0974cf9f632..0000000000000000000000000000000000000000 GIT binary patch literal 0 HcmV?d00001 literal 216 zcmaKip%K6^48-h3+Q7g5smqoH^N?x=`C!KQk>nUqd=CRCD4x{$|>COlB V4;-rBI8=XesD9v3{luYq!$0kVNF4wG diff --git a/src/xenia/cpu/frontend/test/bin/instr_slw.dis b/src/xenia/cpu/frontend/test/bin/instr_slw.dis deleted file mode 100644 index d93664e36..000000000 --- a/src/xenia/cpu/frontend/test/bin/instr_slw.dis +++ /dev/null @@ -1,91 +0,0 @@ -Disassembly of section .text: - -0000000000100000 : - 100000: 7c 83 28 30 slw r3,r4,r5 - 100004: 4e 80 00 20 blr - -0000000000100008 : - 100008: 38 80 00 01 li r4,1 - 10000c: 38 a0 00 00 li r5,0 - 100010: 7c 83 28 30 slw r3,r4,r5 - 100014: 4e 80 00 20 blr - -0000000000100018 : - 100018: 7c 83 28 30 slw r3,r4,r5 - 10001c: 4e 80 00 20 blr - -0000000000100020 : - 100020: 38 80 ff ff li r4,-1 - 100024: 38 a0 00 00 li r5,0 - 100028: 7c 83 28 30 slw r3,r4,r5 - 10002c: 4e 80 00 20 blr - -0000000000100030 : - 100030: 7c 83 28 30 slw r3,r4,r5 - 100034: 4e 80 00 20 blr - -0000000000100038 : - 100038: 38 80 ff ff li r4,-1 - 10003c: 38 a0 00 01 li r5,1 - 100040: 7c 83 28 30 slw r3,r4,r5 - 100044: 4e 80 00 20 blr - -0000000000100048 : - 100048: 7c 83 28 30 slw r3,r4,r5 - 10004c: 4e 80 00 20 blr - -0000000000100050 : - 100050: 38 80 ff ff li r4,-1 - 100054: 38 a0 00 3f li r5,63 - 100058: 7c 83 28 30 slw r3,r4,r5 - 10005c: 4e 80 00 20 blr - -0000000000100060 : - 100060: 7c 83 28 30 slw r3,r4,r5 - 100064: 4e 80 00 20 blr - -0000000000100068 : - 100068: 38 80 ff ff li r4,-1 - 10006c: 38 a0 00 40 li r5,64 - 100070: 7c 83 28 30 slw r3,r4,r5 - 100074: 4e 80 00 20 blr - -0000000000100078 : - 100078: 7c 83 28 30 slw r3,r4,r5 - 10007c: 4e 80 00 20 blr - -0000000000100080 : - 100080: 38 80 ff ff li r4,-1 - 100084: 38 a0 00 64 li r5,100 - 100088: 7c 83 28 30 slw r3,r4,r5 - 10008c: 4e 80 00 20 blr - -0000000000100090 : - 100090: 7c 83 28 30 slw r3,r4,r5 - 100094: 4e 80 00 20 blr - -0000000000100098 : - 100098: 38 80 ff ff li r4,-1 - 10009c: 38 a0 00 1e li r5,30 - 1000a0: 7c 83 28 30 slw r3,r4,r5 - 1000a4: 4e 80 00 20 blr - -00000000001000a8 : - 1000a8: 7c 83 28 30 slw r3,r4,r5 - 1000ac: 4e 80 00 20 blr - -00000000001000b0 : - 1000b0: 38 80 ff ff li r4,-1 - 1000b4: 38 a0 00 1f li r5,31 - 1000b8: 7c 83 28 30 slw r3,r4,r5 - 1000bc: 4e 80 00 20 blr - -00000000001000c0 : - 1000c0: 7c 83 28 30 slw r3,r4,r5 - 1000c4: 4e 80 00 20 blr - -00000000001000c8 : - 1000c8: 38 80 ff ff li r4,-1 - 1000cc: 38 a0 00 20 li r5,32 - 1000d0: 7c 83 28 30 slw r3,r4,r5 - 1000d4: 4e 80 00 20 blr diff --git a/src/xenia/cpu/frontend/test/bin/instr_slw.map b/src/xenia/cpu/frontend/test/bin/instr_slw.map deleted file mode 100644 index 3a67a8ae0..000000000 --- a/src/xenia/cpu/frontend/test/bin/instr_slw.map +++ /dev/null @@ -1,18 +0,0 @@ -0000000000000000 t test_slw_1 -0000000000000008 t test_slw_1_constant -0000000000000018 t test_slw_2 -0000000000000020 t test_slw_2_constant -0000000000000030 t test_slw_3 -0000000000000038 t test_slw_3_constant -0000000000000048 t test_slw_4 -0000000000000050 t test_slw_4_constant -0000000000000060 t test_slw_5 -0000000000000068 t test_slw_5_constant -0000000000000078 t test_slw_6 -0000000000000080 t test_slw_6_constant -0000000000000090 t test_slw_7 -0000000000000098 t test_slw_7_constant -00000000000000a8 t test_slw_8 -00000000000000b0 t test_slw_8_constant -00000000000000c0 t test_slw_9 -00000000000000c8 t test_slw_9_constant diff --git a/src/xenia/cpu/frontend/test/bin/instr_srad.bin b/src/xenia/cpu/frontend/test/bin/instr_srad.bin deleted file mode 100644 index 5bd4470ac74a3f1fb8f71626eaed5071c87c63a9..0000000000000000000000000000000000000000 GIT binary patch literal 0 HcmV?d00001 literal 224 zcmb: - 100000: 7c 83 2e 34 srad r3,r4,r5 - 100004: 7c c0 01 14 adde r6,r0,r0 - 100008: 4e 80 00 20 blr - -000000000010000c : - 10000c: 38 80 00 01 li r4,1 - 100010: 38 a0 00 00 li r5,0 - 100014: 7c 83 2e 34 srad r3,r4,r5 - 100018: 7c c0 01 14 adde r6,r0,r0 - 10001c: 4e 80 00 20 blr - -0000000000100020 : - 100020: 7c 83 2e 34 srad r3,r4,r5 - 100024: 7c c0 01 14 adde r6,r0,r0 - 100028: 4e 80 00 20 blr - -000000000010002c : - 10002c: 38 80 ff ff li r4,-1 - 100030: 38 a0 00 00 li r5,0 - 100034: 7c 83 2e 34 srad r3,r4,r5 - 100038: 7c c0 01 14 adde r6,r0,r0 - 10003c: 4e 80 00 20 blr - -0000000000100040 : - 100040: 7c 83 2e 34 srad r3,r4,r5 - 100044: 7c c0 01 14 adde r6,r0,r0 - 100048: 4e 80 00 20 blr - -000000000010004c : - 10004c: 38 80 ff ff li r4,-1 - 100050: 38 a0 00 01 li r5,1 - 100054: 7c 83 2e 34 srad r3,r4,r5 - 100058: 7c c0 01 14 adde r6,r0,r0 - 10005c: 4e 80 00 20 blr - -0000000000100060 : - 100060: 7c 83 2e 34 srad r3,r4,r5 - 100064: 7c c0 01 14 adde r6,r0,r0 - 100068: 4e 80 00 20 blr - -000000000010006c : - 10006c: 38 80 ff ff li r4,-1 - 100070: 38 a0 00 3e li r5,62 - 100074: 7c 83 2e 34 srad r3,r4,r5 - 100078: 7c c0 01 14 adde r6,r0,r0 - 10007c: 4e 80 00 20 blr - -0000000000100080 : - 100080: 7c 83 2e 34 srad r3,r4,r5 - 100084: 7c c0 01 14 adde r6,r0,r0 - 100088: 4e 80 00 20 blr - -000000000010008c : - 10008c: 38 80 ff ff li r4,-1 - 100090: 38 a0 00 3f li r5,63 - 100094: 7c 83 2e 34 srad r3,r4,r5 - 100098: 7c c0 01 14 adde r6,r0,r0 - 10009c: 4e 80 00 20 blr - -00000000001000a0 : - 1000a0: 7c 83 2e 34 srad r3,r4,r5 - 1000a4: 7c c0 01 14 adde r6,r0,r0 - 1000a8: 4e 80 00 20 blr - -00000000001000ac : - 1000ac: 38 80 ff ff li r4,-1 - 1000b0: 38 a0 00 40 li r5,64 - 1000b4: 7c 83 2e 34 srad r3,r4,r5 - 1000b8: 7c c0 01 14 adde r6,r0,r0 - 1000bc: 4e 80 00 20 blr - -00000000001000c0 : - 1000c0: 7c 83 2e 34 srad r3,r4,r5 - 1000c4: 7c c0 01 14 adde r6,r0,r0 - 1000c8: 4e 80 00 20 blr - -00000000001000cc : - 1000cc: 38 80 ff ff li r4,-1 - 1000d0: 38 a0 00 64 li r5,100 - 1000d4: 7c 83 2e 34 srad r3,r4,r5 - 1000d8: 7c c0 01 14 adde r6,r0,r0 - 1000dc: 4e 80 00 20 blr diff --git a/src/xenia/cpu/frontend/test/bin/instr_srad.map b/src/xenia/cpu/frontend/test/bin/instr_srad.map deleted file mode 100644 index bf790fbc1..000000000 --- a/src/xenia/cpu/frontend/test/bin/instr_srad.map +++ /dev/null @@ -1,14 +0,0 @@ -0000000000000000 t test_srad_1 -000000000000000c t test_srad_1_constant -0000000000000020 t test_srad_2 -000000000000002c t test_srad_2_constant -0000000000000040 t test_srad_3 -000000000000004c t test_srad_3_constant -0000000000000060 t test_srad_4 -000000000000006c t test_srad_4_constant -0000000000000080 t test_srad_5 -000000000000008c t test_srad_5_constant -00000000000000a0 t test_srad_6 -00000000000000ac t test_srad_6_constant -00000000000000c0 t test_srad_7 -00000000000000cc t test_srad_7_constant diff --git a/src/xenia/cpu/frontend/test/bin/instr_sradi.bin b/src/xenia/cpu/frontend/test/bin/instr_sradi.bin deleted file mode 100644 index 2b4fe80deb8e74250a63c83382daa753aa803890..0000000000000000000000000000000000000000 GIT binary patch literal 0 HcmV?d00001 literal 140 zcmbwzm*}(1j!-zHO>Ff H: - 100000: 7c 83 06 74 sradi r3,r4,0 - 100004: 7c c0 01 14 adde r6,r0,r0 - 100008: 4e 80 00 20 blr - -000000000010000c : - 10000c: 38 80 00 01 li r4,1 - 100010: 7c 83 06 74 sradi r3,r4,0 - 100014: 7c c0 01 14 adde r6,r0,r0 - 100018: 4e 80 00 20 blr - -000000000010001c : - 10001c: 7c 83 06 74 sradi r3,r4,0 - 100020: 7c c0 01 14 adde r6,r0,r0 - 100024: 4e 80 00 20 blr - -0000000000100028 : - 100028: 38 80 ff ff li r4,-1 - 10002c: 7c 83 06 74 sradi r3,r4,0 - 100030: 7c c0 01 14 adde r6,r0,r0 - 100034: 4e 80 00 20 blr - -0000000000100038 : - 100038: 7c 83 0e 74 sradi r3,r4,1 - 10003c: 7c c0 01 14 adde r6,r0,r0 - 100040: 4e 80 00 20 blr - -0000000000100044 : - 100044: 38 80 ff ff li r4,-1 - 100048: 7c 83 0e 74 sradi r3,r4,1 - 10004c: 7c c0 01 14 adde r6,r0,r0 - 100050: 4e 80 00 20 blr - -0000000000100054 : - 100054: 7c 83 f6 76 sradi r3,r4,62 - 100058: 7c c0 01 14 adde r6,r0,r0 - 10005c: 4e 80 00 20 blr - -0000000000100060 : - 100060: 38 80 ff ff li r4,-1 - 100064: 7c 83 f6 76 sradi r3,r4,62 - 100068: 7c c0 01 14 adde r6,r0,r0 - 10006c: 4e 80 00 20 blr - -0000000000100070 : - 100070: 7c 83 fe 76 sradi r3,r4,63 - 100074: 7c c0 01 14 adde r6,r0,r0 - 100078: 4e 80 00 20 blr - -000000000010007c : - 10007c: 38 80 ff ff li r4,-1 - 100080: 7c 83 fe 76 sradi r3,r4,63 - 100084: 7c c0 01 14 adde r6,r0,r0 - 100088: 4e 80 00 20 blr diff --git a/src/xenia/cpu/frontend/test/bin/instr_sradi.map b/src/xenia/cpu/frontend/test/bin/instr_sradi.map deleted file mode 100644 index 369313f52..000000000 --- a/src/xenia/cpu/frontend/test/bin/instr_sradi.map +++ /dev/null @@ -1,10 +0,0 @@ -0000000000000000 t test_sradi_1 -000000000000000c t test_sradi_1_constant -000000000000001c t test_sradi_2 -0000000000000028 t test_sradi_2_constant -0000000000000038 t test_sradi_3 -0000000000000044 t test_sradi_3_constant -0000000000000054 t test_sradi_4 -0000000000000060 t test_sradi_4_constant -0000000000000070 t test_sradi_5 -000000000000007c t test_sradi_5_constant diff --git a/src/xenia/cpu/frontend/test/bin/instr_sraw.bin b/src/xenia/cpu/frontend/test/bin/instr_sraw.bin deleted file mode 100644 index d5aaed7f92df492ed6c7e5feb777fd86b0dd96d6..0000000000000000000000000000000000000000 GIT binary patch literal 0 HcmV?d00001 literal 288 zcmb: - 100000: 7c 83 2e 30 sraw r3,r4,r5 - 100004: 7c c0 01 14 adde r6,r0,r0 - 100008: 4e 80 00 20 blr - -000000000010000c : - 10000c: 38 80 00 01 li r4,1 - 100010: 38 a0 00 00 li r5,0 - 100014: 7c 83 2e 30 sraw r3,r4,r5 - 100018: 7c c0 01 14 adde r6,r0,r0 - 10001c: 4e 80 00 20 blr - -0000000000100020 : - 100020: 7c 83 2e 30 sraw r3,r4,r5 - 100024: 7c c0 01 14 adde r6,r0,r0 - 100028: 4e 80 00 20 blr - -000000000010002c : - 10002c: 38 80 ff ff li r4,-1 - 100030: 38 a0 00 00 li r5,0 - 100034: 7c 83 2e 30 sraw r3,r4,r5 - 100038: 7c c0 01 14 adde r6,r0,r0 - 10003c: 4e 80 00 20 blr - -0000000000100040 : - 100040: 7c 83 2e 30 sraw r3,r4,r5 - 100044: 7c c0 01 14 adde r6,r0,r0 - 100048: 4e 80 00 20 blr - -000000000010004c : - 10004c: 38 80 ff ff li r4,-1 - 100050: 38 a0 00 01 li r5,1 - 100054: 7c 83 2e 30 sraw r3,r4,r5 - 100058: 7c c0 01 14 adde r6,r0,r0 - 10005c: 4e 80 00 20 blr - -0000000000100060 : - 100060: 7c 83 2e 30 sraw r3,r4,r5 - 100064: 7c c0 01 14 adde r6,r0,r0 - 100068: 4e 80 00 20 blr - -000000000010006c : - 10006c: 38 80 ff ff li r4,-1 - 100070: 38 a0 00 3f li r5,63 - 100074: 7c 83 2e 30 sraw r3,r4,r5 - 100078: 7c c0 01 14 adde r6,r0,r0 - 10007c: 4e 80 00 20 blr - -0000000000100080 : - 100080: 7c 83 2e 30 sraw r3,r4,r5 - 100084: 7c c0 01 14 adde r6,r0,r0 - 100088: 4e 80 00 20 blr - -000000000010008c : - 10008c: 38 80 ff ff li r4,-1 - 100090: 38 a0 00 40 li r5,64 - 100094: 7c 83 2e 30 sraw r3,r4,r5 - 100098: 7c c0 01 14 adde r6,r0,r0 - 10009c: 4e 80 00 20 blr - -00000000001000a0 : - 1000a0: 7c 83 2e 30 sraw r3,r4,r5 - 1000a4: 7c c0 01 14 adde r6,r0,r0 - 1000a8: 4e 80 00 20 blr - -00000000001000ac : - 1000ac: 38 80 ff ff li r4,-1 - 1000b0: 38 a0 00 64 li r5,100 - 1000b4: 7c 83 2e 30 sraw r3,r4,r5 - 1000b8: 7c c0 01 14 adde r6,r0,r0 - 1000bc: 4e 80 00 20 blr - -00000000001000c0 : - 1000c0: 7c 83 2e 30 sraw r3,r4,r5 - 1000c4: 7c c0 01 14 adde r6,r0,r0 - 1000c8: 4e 80 00 20 blr - -00000000001000cc : - 1000cc: 38 80 ff ff li r4,-1 - 1000d0: 38 a0 00 1e li r5,30 - 1000d4: 7c 83 2e 30 sraw r3,r4,r5 - 1000d8: 7c c0 01 14 adde r6,r0,r0 - 1000dc: 4e 80 00 20 blr - -00000000001000e0 : - 1000e0: 7c 83 2e 30 sraw r3,r4,r5 - 1000e4: 7c c0 01 14 adde r6,r0,r0 - 1000e8: 4e 80 00 20 blr - -00000000001000ec : - 1000ec: 38 80 ff ff li r4,-1 - 1000f0: 38 a0 00 1f li r5,31 - 1000f4: 7c 83 2e 30 sraw r3,r4,r5 - 1000f8: 7c c0 01 14 adde r6,r0,r0 - 1000fc: 4e 80 00 20 blr - -0000000000100100 : - 100100: 7c 83 2e 30 sraw r3,r4,r5 - 100104: 7c c0 01 14 adde r6,r0,r0 - 100108: 4e 80 00 20 blr - -000000000010010c : - 10010c: 38 80 ff ff li r4,-1 - 100110: 38 a0 00 20 li r5,32 - 100114: 7c 83 2e 30 sraw r3,r4,r5 - 100118: 7c c0 01 14 adde r6,r0,r0 - 10011c: 4e 80 00 20 blr diff --git a/src/xenia/cpu/frontend/test/bin/instr_sraw.map b/src/xenia/cpu/frontend/test/bin/instr_sraw.map deleted file mode 100644 index 981396355..000000000 --- a/src/xenia/cpu/frontend/test/bin/instr_sraw.map +++ /dev/null @@ -1,18 +0,0 @@ -0000000000000000 t test_sraw_1 -000000000000000c t test_sraw_1_constant -0000000000000020 t test_sraw_2 -000000000000002c t test_sraw_2_constant -0000000000000040 t test_sraw_3 -000000000000004c t test_sraw_3_constant -0000000000000060 t test_sraw_4 -000000000000006c t test_sraw_4_constant -0000000000000080 t test_sraw_5 -000000000000008c t test_sraw_5_constant -00000000000000a0 t test_sraw_6 -00000000000000ac t test_sraw_6_constant -00000000000000c0 t test_sraw_7 -00000000000000cc t test_sraw_7_constant -00000000000000e0 t test_sraw_8 -00000000000000ec t test_sraw_8_constant -0000000000000100 t test_sraw_9 -000000000000010c t test_sraw_9_constant diff --git a/src/xenia/cpu/frontend/test/bin/instr_srawi.bin b/src/xenia/cpu/frontend/test/bin/instr_srawi.bin deleted file mode 100644 index cdb24b97df6eb6e01db30f9b889287249c5ffbf0..0000000000000000000000000000000000000000 GIT binary patch literal 0 HcmV?d00001 literal 140 zcmbwzoE$?_%+S{(Bu$& E0F(wadH?_b diff --git a/src/xenia/cpu/frontend/test/bin/instr_srawi.dis b/src/xenia/cpu/frontend/test/bin/instr_srawi.dis deleted file mode 100644 index 5d9148430..000000000 --- a/src/xenia/cpu/frontend/test/bin/instr_srawi.dis +++ /dev/null @@ -1,56 +0,0 @@ -Disassembly of section .text: - -0000000000100000 : - 100000: 7c 83 06 70 srawi r3,r4,0 - 100004: 7c c0 01 14 adde r6,r0,r0 - 100008: 4e 80 00 20 blr - -000000000010000c : - 10000c: 38 80 00 01 li r4,1 - 100010: 7c 83 06 70 srawi r3,r4,0 - 100014: 7c c0 01 14 adde r6,r0,r0 - 100018: 4e 80 00 20 blr - -000000000010001c : - 10001c: 7c 83 06 70 srawi r3,r4,0 - 100020: 7c c0 01 14 adde r6,r0,r0 - 100024: 4e 80 00 20 blr - -0000000000100028 : - 100028: 38 80 ff ff li r4,-1 - 10002c: 7c 83 06 70 srawi r3,r4,0 - 100030: 7c c0 01 14 adde r6,r0,r0 - 100034: 4e 80 00 20 blr - -0000000000100038 : - 100038: 7c 83 0e 70 srawi r3,r4,1 - 10003c: 7c c0 01 14 adde r6,r0,r0 - 100040: 4e 80 00 20 blr - -0000000000100044 : - 100044: 38 80 ff ff li r4,-1 - 100048: 7c 83 0e 70 srawi r3,r4,1 - 10004c: 7c c0 01 14 adde r6,r0,r0 - 100050: 4e 80 00 20 blr - -0000000000100054 : - 100054: 7c 83 f6 70 srawi r3,r4,30 - 100058: 7c c0 01 14 adde r6,r0,r0 - 10005c: 4e 80 00 20 blr - -0000000000100060 : - 100060: 38 80 ff ff li r4,-1 - 100064: 7c 83 f6 70 srawi r3,r4,30 - 100068: 7c c0 01 14 adde r6,r0,r0 - 10006c: 4e 80 00 20 blr - -0000000000100070 : - 100070: 7c 83 fe 70 srawi r3,r4,31 - 100074: 7c c0 01 14 adde r6,r0,r0 - 100078: 4e 80 00 20 blr - -000000000010007c : - 10007c: 38 80 ff ff li r4,-1 - 100080: 7c 83 fe 70 srawi r3,r4,31 - 100084: 7c c0 01 14 adde r6,r0,r0 - 100088: 4e 80 00 20 blr diff --git a/src/xenia/cpu/frontend/test/bin/instr_srawi.map b/src/xenia/cpu/frontend/test/bin/instr_srawi.map deleted file mode 100644 index a74cbf16d..000000000 --- a/src/xenia/cpu/frontend/test/bin/instr_srawi.map +++ /dev/null @@ -1,10 +0,0 @@ -0000000000000000 t test_srawi_1 -000000000000000c t test_srawi_1_constant -000000000000001c t test_srawi_2 -0000000000000028 t test_srawi_2_constant -0000000000000038 t test_srawi_3 -0000000000000044 t test_srawi_3_constant -0000000000000054 t test_srawi_4 -0000000000000060 t test_srawi_4_constant -0000000000000070 t test_srawi_5 -000000000000007c t test_srawi_5_constant diff --git a/src/xenia/cpu/frontend/test/bin/instr_srd.bin b/src/xenia/cpu/frontend/test/bin/instr_srd.bin deleted file mode 100644 index c916eac78affdef618e5eaf10a6bf93bf166e3d3..0000000000000000000000000000000000000000 GIT binary patch literal 0 HcmV?d00001 literal 168 zcmb^}!Dy&@I~X5EL&fc3d>9QCcYyI> KG*mnV#s>fhy*OF` diff --git a/src/xenia/cpu/frontend/test/bin/instr_srd.dis b/src/xenia/cpu/frontend/test/bin/instr_srd.dis deleted file mode 100644 index 51d817d96..000000000 --- a/src/xenia/cpu/frontend/test/bin/instr_srd.dis +++ /dev/null @@ -1,71 +0,0 @@ -Disassembly of section .text: - -0000000000100000 : - 100000: 7c 83 2c 36 srd r3,r4,r5 - 100004: 4e 80 00 20 blr - -0000000000100008 : - 100008: 38 80 00 01 li r4,1 - 10000c: 38 a0 00 00 li r5,0 - 100010: 7c 83 2c 36 srd r3,r4,r5 - 100014: 4e 80 00 20 blr - -0000000000100018 : - 100018: 7c 83 2c 36 srd r3,r4,r5 - 10001c: 4e 80 00 20 blr - -0000000000100020 : - 100020: 38 80 ff ff li r4,-1 - 100024: 38 a0 00 00 li r5,0 - 100028: 7c 83 2c 36 srd r3,r4,r5 - 10002c: 4e 80 00 20 blr - -0000000000100030 : - 100030: 7c 83 2c 36 srd r3,r4,r5 - 100034: 4e 80 00 20 blr - -0000000000100038 : - 100038: 38 80 ff ff li r4,-1 - 10003c: 38 a0 00 01 li r5,1 - 100040: 7c 83 2c 36 srd r3,r4,r5 - 100044: 4e 80 00 20 blr - -0000000000100048 : - 100048: 7c 83 2c 36 srd r3,r4,r5 - 10004c: 4e 80 00 20 blr - -0000000000100050 : - 100050: 38 80 ff ff li r4,-1 - 100054: 38 a0 00 3e li r5,62 - 100058: 7c 83 2c 36 srd r3,r4,r5 - 10005c: 4e 80 00 20 blr - -0000000000100060 : - 100060: 7c 83 2c 36 srd r3,r4,r5 - 100064: 4e 80 00 20 blr - -0000000000100068 : - 100068: 38 80 ff ff li r4,-1 - 10006c: 38 a0 00 3f li r5,63 - 100070: 7c 83 2c 36 srd r3,r4,r5 - 100074: 4e 80 00 20 blr - -0000000000100078 : - 100078: 7c 83 2c 36 srd r3,r4,r5 - 10007c: 4e 80 00 20 blr - -0000000000100080 : - 100080: 38 80 ff ff li r4,-1 - 100084: 38 a0 00 40 li r5,64 - 100088: 7c 83 2c 36 srd r3,r4,r5 - 10008c: 4e 80 00 20 blr - -0000000000100090 : - 100090: 7c 83 2c 36 srd r3,r4,r5 - 100094: 4e 80 00 20 blr - -0000000000100098 : - 100098: 38 80 ff ff li r4,-1 - 10009c: 38 a0 00 64 li r5,100 - 1000a0: 7c 83 2c 36 srd r3,r4,r5 - 1000a4: 4e 80 00 20 blr diff --git a/src/xenia/cpu/frontend/test/bin/instr_srd.map b/src/xenia/cpu/frontend/test/bin/instr_srd.map deleted file mode 100644 index ba046b105..000000000 --- a/src/xenia/cpu/frontend/test/bin/instr_srd.map +++ /dev/null @@ -1,14 +0,0 @@ -0000000000000000 t test_srd_1 -0000000000000008 t test_srd_1_constant -0000000000000018 t test_srd_2 -0000000000000020 t test_srd_2_constant -0000000000000030 t test_srd_3 -0000000000000038 t test_srd_3_constant -0000000000000048 t test_srd_4 -0000000000000050 t test_srd_4_constant -0000000000000060 t test_srd_5 -0000000000000068 t test_srd_5_constant -0000000000000078 t test_srd_6 -0000000000000080 t test_srd_6_constant -0000000000000090 t test_srd_7 -0000000000000098 t test_srd_7_constant diff --git a/src/xenia/cpu/frontend/test/bin/instr_srw.bin b/src/xenia/cpu/frontend/test/bin/instr_srw.bin deleted file mode 100644 index 5e7ee49b9806744292016cefbb61dcccbdb755e9..0000000000000000000000000000000000000000 GIT binary patch literal 0 HcmV?d00001 literal 216 zcmb^}!Dy&@dl(-^L&Y6nd>9QCPl54a WG*ny;#)r{Rad{XYMnlCFV0-`!f=Fcm diff --git a/src/xenia/cpu/frontend/test/bin/instr_srw.dis b/src/xenia/cpu/frontend/test/bin/instr_srw.dis deleted file mode 100644 index 1b944a808..000000000 --- a/src/xenia/cpu/frontend/test/bin/instr_srw.dis +++ /dev/null @@ -1,91 +0,0 @@ -Disassembly of section .text: - -0000000000100000 : - 100000: 7c 83 2c 30 srw r3,r4,r5 - 100004: 4e 80 00 20 blr - -0000000000100008 : - 100008: 38 80 00 01 li r4,1 - 10000c: 38 a0 00 00 li r5,0 - 100010: 7c 83 2c 30 srw r3,r4,r5 - 100014: 4e 80 00 20 blr - -0000000000100018 : - 100018: 7c 83 2c 30 srw r3,r4,r5 - 10001c: 4e 80 00 20 blr - -0000000000100020 : - 100020: 38 80 ff ff li r4,-1 - 100024: 38 a0 00 00 li r5,0 - 100028: 7c 83 2c 30 srw r3,r4,r5 - 10002c: 4e 80 00 20 blr - -0000000000100030 : - 100030: 7c 83 2c 30 srw r3,r4,r5 - 100034: 4e 80 00 20 blr - -0000000000100038 : - 100038: 38 80 ff ff li r4,-1 - 10003c: 38 a0 00 01 li r5,1 - 100040: 7c 83 2c 30 srw r3,r4,r5 - 100044: 4e 80 00 20 blr - -0000000000100048 : - 100048: 7c 83 2c 30 srw r3,r4,r5 - 10004c: 4e 80 00 20 blr - -0000000000100050 : - 100050: 38 80 ff ff li r4,-1 - 100054: 38 a0 00 3f li r5,63 - 100058: 7c 83 2c 30 srw r3,r4,r5 - 10005c: 4e 80 00 20 blr - -0000000000100060 : - 100060: 7c 83 2c 30 srw r3,r4,r5 - 100064: 4e 80 00 20 blr - -0000000000100068 : - 100068: 38 80 ff ff li r4,-1 - 10006c: 38 a0 00 40 li r5,64 - 100070: 7c 83 2c 30 srw r3,r4,r5 - 100074: 4e 80 00 20 blr - -0000000000100078 : - 100078: 7c 83 2c 30 srw r3,r4,r5 - 10007c: 4e 80 00 20 blr - -0000000000100080 : - 100080: 38 80 ff ff li r4,-1 - 100084: 38 a0 00 64 li r5,100 - 100088: 7c 83 2c 30 srw r3,r4,r5 - 10008c: 4e 80 00 20 blr - -0000000000100090 : - 100090: 7c 83 2c 30 srw r3,r4,r5 - 100094: 4e 80 00 20 blr - -0000000000100098 : - 100098: 38 80 ff ff li r4,-1 - 10009c: 38 a0 00 1e li r5,30 - 1000a0: 7c 83 2c 30 srw r3,r4,r5 - 1000a4: 4e 80 00 20 blr - -00000000001000a8 : - 1000a8: 7c 83 2c 30 srw r3,r4,r5 - 1000ac: 4e 80 00 20 blr - -00000000001000b0 : - 1000b0: 38 80 ff ff li r4,-1 - 1000b4: 38 a0 00 1f li r5,31 - 1000b8: 7c 83 2c 30 srw r3,r4,r5 - 1000bc: 4e 80 00 20 blr - -00000000001000c0 : - 1000c0: 7c 83 2c 30 srw r3,r4,r5 - 1000c4: 4e 80 00 20 blr - -00000000001000c8 : - 1000c8: 38 80 ff ff li r4,-1 - 1000cc: 38 a0 00 20 li r5,32 - 1000d0: 7c 83 2c 30 srw r3,r4,r5 - 1000d4: 4e 80 00 20 blr diff --git a/src/xenia/cpu/frontend/test/bin/instr_srw.map b/src/xenia/cpu/frontend/test/bin/instr_srw.map deleted file mode 100644 index 7a2069395..000000000 --- a/src/xenia/cpu/frontend/test/bin/instr_srw.map +++ /dev/null @@ -1,18 +0,0 @@ -0000000000000000 t test_srw_1 -0000000000000008 t test_srw_1_constant -0000000000000018 t test_srw_2 -0000000000000020 t test_srw_2_constant -0000000000000030 t test_srw_3 -0000000000000038 t test_srw_3_constant -0000000000000048 t test_srw_4 -0000000000000050 t test_srw_4_constant -0000000000000060 t test_srw_5 -0000000000000068 t test_srw_5_constant -0000000000000078 t test_srw_6 -0000000000000080 t test_srw_6_constant -0000000000000090 t test_srw_7 -0000000000000098 t test_srw_7_constant -00000000000000a8 t test_srw_8 -00000000000000b0 t test_srw_8_constant -00000000000000c0 t test_srw_9 -00000000000000c8 t test_srw_9_constant diff --git a/src/xenia/cpu/frontend/test/bin/instr_stvew.bin b/src/xenia/cpu/frontend/test/bin/instr_stvew.bin deleted file mode 100644 index b454951ce1b8c29a9d770cbab236df2cd9643e69..0000000000000000000000000000000000000000 GIT binary patch literal 0 HcmV?d00001 literal 80 ocmbz>% diff --git a/src/xenia/cpu/frontend/test/bin/instr_stvew.dis b/src/xenia/cpu/frontend/test/bin/instr_stvew.dis deleted file mode 100644 index a7030f304..000000000 --- a/src/xenia/cpu/frontend/test/bin/instr_stvew.dis +++ /dev/null @@ -1,37 +0,0 @@ -Disassembly of section .text: - -0000000000100000 : - 100000: 7c 60 21 8e stvewx v3,0,r4 - 100004: 4e 80 00 20 blr - -0000000000100008 : - 100008: 38 80 10 50 li r4,4176 - 10000c: 7c 60 21 8e stvewx v3,0,r4 - 100010: 4e 80 00 20 blr - -0000000000100014 : - 100014: 7c 60 21 8e stvewx v3,0,r4 - 100018: 4e 80 00 20 blr - -000000000010001c : - 10001c: 38 80 10 54 li r4,4180 - 100020: 7c 60 21 8e stvewx v3,0,r4 - 100024: 4e 80 00 20 blr - -0000000000100028 : - 100028: 7c 60 21 8e stvewx v3,0,r4 - 10002c: 4e 80 00 20 blr - -0000000000100030 : - 100030: 38 80 10 58 li r4,4184 - 100034: 7c 60 21 8e stvewx v3,0,r4 - 100038: 4e 80 00 20 blr - -000000000010003c : - 10003c: 7c 60 21 8e stvewx v3,0,r4 - 100040: 4e 80 00 20 blr - -0000000000100044 : - 100044: 38 80 10 5c li r4,4188 - 100048: 7c 60 21 8e stvewx v3,0,r4 - 10004c: 4e 80 00 20 blr diff --git a/src/xenia/cpu/frontend/test/bin/instr_stvew.map b/src/xenia/cpu/frontend/test/bin/instr_stvew.map deleted file mode 100644 index 6129dde95..000000000 --- a/src/xenia/cpu/frontend/test/bin/instr_stvew.map +++ /dev/null @@ -1,8 +0,0 @@ -0000000000000000 t test_stvew_1 -0000000000000008 t test_stvew_1_constant -0000000000000014 t test_stvew_2 -000000000000001c t test_stvew_2_constant -0000000000000028 t test_stvew_3 -0000000000000030 t test_stvew_3_constant -000000000000003c t test_stvew_4 -0000000000000044 t test_stvew_4_constant diff --git a/src/xenia/cpu/frontend/test/bin/instr_stvl.bin b/src/xenia/cpu/frontend/test/bin/instr_stvl.bin deleted file mode 100644 index 19385e1c65879ba3fd6e7b8d77b5662cc9bd91e3..0000000000000000000000000000000000000000 GIT binary patch literal 0 HcmV?d00001 literal 40 ccmb: - 100000: 7c 64 05 0e stvlx v3,r4,r0 - 100004: 4e 80 00 20 blr - -0000000000100008 : - 100008: 38 80 10 40 li r4,4160 - 10000c: 7c 64 05 0e stvlx v3,r4,r0 - 100010: 4e 80 00 20 blr - -0000000000100014 : - 100014: 7c 64 05 0e stvlx v3,r4,r0 - 100018: 4e 80 00 20 blr - -000000000010001c : - 10001c: 38 80 10 44 li r4,4164 - 100020: 7c 64 05 0e stvlx v3,r4,r0 - 100024: 4e 80 00 20 blr diff --git a/src/xenia/cpu/frontend/test/bin/instr_stvl.map b/src/xenia/cpu/frontend/test/bin/instr_stvl.map deleted file mode 100644 index 71441d4ff..000000000 --- a/src/xenia/cpu/frontend/test/bin/instr_stvl.map +++ /dev/null @@ -1,4 +0,0 @@ -0000000000000000 t test_stvl_1 -0000000000000008 t test_stvl_1_constant -0000000000000014 t test_stvl_2 -000000000000001c t test_stvl_2_constant diff --git a/src/xenia/cpu/frontend/test/bin/instr_stvr.bin b/src/xenia/cpu/frontend/test/bin/instr_stvr.bin deleted file mode 100644 index e16bd4c3fd550053c7eb72b4ebb4e163f545c03f..0000000000000000000000000000000000000000 GIT binary patch literal 0 HcmV?d00001 literal 44 hcmb: - 100000: 7c 64 2d 4e stvrx v3,r4,r5 - 100004: 4e 80 00 20 blr - -0000000000100008 : - 100008: 38 80 10 40 li r4,4160 - 10000c: 38 a0 00 10 li r5,16 - 100010: 7c 64 2d 4e stvrx v3,r4,r5 - 100014: 4e 80 00 20 blr - -0000000000100018 : - 100018: 7c 64 05 4e stvrx v3,r4,r0 - 10001c: 4e 80 00 20 blr - -0000000000100020 : - 100020: 38 80 10 44 li r4,4164 - 100024: 7c 64 05 4e stvrx v3,r4,r0 - 100028: 4e 80 00 20 blr diff --git a/src/xenia/cpu/frontend/test/bin/instr_stvr.map b/src/xenia/cpu/frontend/test/bin/instr_stvr.map deleted file mode 100644 index 10975d1a4..000000000 --- a/src/xenia/cpu/frontend/test/bin/instr_stvr.map +++ /dev/null @@ -1,4 +0,0 @@ -0000000000000000 t test_stvr_1 -0000000000000008 t test_stvr_1_constant -0000000000000018 t test_stvr_2 -0000000000000020 t test_stvr_2_constant diff --git a/src/xenia/cpu/frontend/test/bin/instr_subf.bin b/src/xenia/cpu/frontend/test/bin/instr_subf.bin deleted file mode 100644 index f5c18bd14f210588b2506617c6fe7db92d14d457..0000000000000000000000000000000000000000 GIT binary patch literal 0 HcmV?d00001 literal 128 zcmb=)iU{y)U{J7iU|>x2V%~3?0Hm{-57a=#VYH: - 100000: 7c 6a 58 50 subf r3,r10,r11 - 100004: 4e 80 00 20 blr - -0000000000100008 : - 100008: 3d 40 00 01 lis r10,1 - 10000c: 61 4a 03 bf ori r10,r10,959 - 100010: 3d 60 00 01 lis r11,1 - 100014: 61 6b 03 c0 ori r11,r11,960 - 100018: 7c 6a 58 50 subf r3,r10,r11 - 10001c: 4e 80 00 20 blr - -0000000000100020 : - 100020: 7c 6a 58 50 subf r3,r10,r11 - 100024: 4e 80 00 20 blr - -0000000000100028 : - 100028: 39 40 00 00 li r10,0 - 10002c: 39 60 00 00 li r11,0 - 100030: 7c 6a 58 50 subf r3,r10,r11 - 100034: 4e 80 00 20 blr - -0000000000100038 : - 100038: 7c 6a 58 50 subf r3,r10,r11 - 10003c: 4e 80 00 20 blr - -0000000000100040 : - 100040: 39 40 00 01 li r10,1 - 100044: 39 60 00 00 li r11,0 - 100048: 7c 6a 58 50 subf r3,r10,r11 - 10004c: 4e 80 00 20 blr - -0000000000100050 : - 100050: 7c 6a 58 50 subf r3,r10,r11 - 100054: 4e 80 00 20 blr - -0000000000100058 : - 100058: 39 40 00 00 li r10,0 - 10005c: 39 60 00 01 li r11,1 - 100060: 7c 6a 58 50 subf r3,r10,r11 - 100064: 4e 80 00 20 blr - -0000000000100068 : - 100068: 7c 6a 58 50 subf r3,r10,r11 - 10006c: 4e 80 00 20 blr - -0000000000100070 : - 100070: 39 40 ff ff li r10,-1 - 100074: 39 60 ff ff li r11,-1 - 100078: 7c 6a 58 50 subf r3,r10,r11 - 10007c: 4e 80 00 20 blr diff --git a/src/xenia/cpu/frontend/test/bin/instr_subf.map b/src/xenia/cpu/frontend/test/bin/instr_subf.map deleted file mode 100644 index 366b51ba1..000000000 --- a/src/xenia/cpu/frontend/test/bin/instr_subf.map +++ /dev/null @@ -1,10 +0,0 @@ -0000000000000000 t test_subf_1 -0000000000000008 t test_subf_1_constant -0000000000000020 t test_subf_2 -0000000000000028 t test_subf_2_constant -0000000000000038 t test_subf_3 -0000000000000040 t test_subf_3_constant -0000000000000050 t test_subf_4 -0000000000000058 t test_subf_4_constant -0000000000000068 t test_subf_5 -0000000000000070 t test_subf_5_constant diff --git a/src/xenia/cpu/frontend/test/bin/instr_subfc.bin b/src/xenia/cpu/frontend/test/bin/instr_subfc.bin deleted file mode 100644 index e4ffb61a0f6e561dbab1f82d142802d0d77f2fcb..0000000000000000000000000000000000000000 GIT binary patch literal 0 HcmV?d00001 literal 168 zcmb=)iV&!2U=;CdU{J7iU|>x2V%~3?0Hm{-57Z#ZA+s$V7#J)Q7#NVnkl8?aMgsC6 V{fx+ZklB_F|NmPi{Qr+E1^`hiEnxrv diff --git a/src/xenia/cpu/frontend/test/bin/instr_subfc.dis b/src/xenia/cpu/frontend/test/bin/instr_subfc.dis deleted file mode 100644 index 4077c5fb4..000000000 --- a/src/xenia/cpu/frontend/test/bin/instr_subfc.dis +++ /dev/null @@ -1,63 +0,0 @@ -Disassembly of section .text: - -0000000000100000 : - 100000: 7c 6a 58 10 subfc r3,r10,r11 - 100004: 7c 80 01 14 adde r4,r0,r0 - 100008: 4e 80 00 20 blr - -000000000010000c : - 10000c: 3d 40 00 01 lis r10,1 - 100010: 61 4a 03 bf ori r10,r10,959 - 100014: 3d 60 00 01 lis r11,1 - 100018: 61 6b 03 c0 ori r11,r11,960 - 10001c: 7c 6a 58 10 subfc r3,r10,r11 - 100020: 7c 80 01 14 adde r4,r0,r0 - 100024: 4e 80 00 20 blr - -0000000000100028 : - 100028: 7c 6a 58 10 subfc r3,r10,r11 - 10002c: 7c 80 01 14 adde r4,r0,r0 - 100030: 4e 80 00 20 blr - -0000000000100034 : - 100034: 39 40 00 00 li r10,0 - 100038: 39 60 00 00 li r11,0 - 10003c: 7c 6a 58 10 subfc r3,r10,r11 - 100040: 7c 80 01 14 adde r4,r0,r0 - 100044: 4e 80 00 20 blr - -0000000000100048 : - 100048: 7c 6a 58 10 subfc r3,r10,r11 - 10004c: 7c 80 01 14 adde r4,r0,r0 - 100050: 4e 80 00 20 blr - -0000000000100054 : - 100054: 39 40 00 01 li r10,1 - 100058: 39 60 00 00 li r11,0 - 10005c: 7c 6a 58 10 subfc r3,r10,r11 - 100060: 7c 80 01 14 adde r4,r0,r0 - 100064: 4e 80 00 20 blr - -0000000000100068 : - 100068: 7c 6a 58 10 subfc r3,r10,r11 - 10006c: 7c 80 01 14 adde r4,r0,r0 - 100070: 4e 80 00 20 blr - -0000000000100074 : - 100074: 39 40 00 00 li r10,0 - 100078: 39 60 00 01 li r11,1 - 10007c: 7c 6a 58 10 subfc r3,r10,r11 - 100080: 7c 80 01 14 adde r4,r0,r0 - 100084: 4e 80 00 20 blr - -0000000000100088 : - 100088: 7c 6a 58 10 subfc r3,r10,r11 - 10008c: 7c 80 01 14 adde r4,r0,r0 - 100090: 4e 80 00 20 blr - -0000000000100094 : - 100094: 39 40 ff ff li r10,-1 - 100098: 39 60 ff ff li r11,-1 - 10009c: 7c 6a 58 10 subfc r3,r10,r11 - 1000a0: 7c 80 01 14 adde r4,r0,r0 - 1000a4: 4e 80 00 20 blr diff --git a/src/xenia/cpu/frontend/test/bin/instr_subfc.map b/src/xenia/cpu/frontend/test/bin/instr_subfc.map deleted file mode 100644 index 59fb01d69..000000000 --- a/src/xenia/cpu/frontend/test/bin/instr_subfc.map +++ /dev/null @@ -1,10 +0,0 @@ -0000000000000000 t test_subfc_1 -000000000000000c t test_subfc_1_constant -0000000000000028 t test_subfc_2 -0000000000000034 t test_subfc_2_constant -0000000000000048 t test_subfc_3 -0000000000000054 t test_subfc_3_constant -0000000000000068 t test_subfc_4 -0000000000000074 t test_subfc_4_constant -0000000000000088 t test_subfc_5 -0000000000000094 t test_subfc_5_constant diff --git a/src/xenia/cpu/frontend/test/bin/instr_subfe.bin b/src/xenia/cpu/frontend/test/bin/instr_subfe.bin deleted file mode 100644 index 423ed2c972b5bdca3efca2904184e24efeb83664..0000000000000000000000000000000000000000 GIT binary patch literal 0 HcmV?d00001 literal 168 zcmb=)iWI16U=;CdU{J7iU|>x2V%~3?0Hm{-57Z#ZA+s$V7#J)Q7#NVnkl8?aMgsC6 V{fx+ZklB_F|NmPi{Qr+E1^`rgEo%S( diff --git a/src/xenia/cpu/frontend/test/bin/instr_subfe.dis b/src/xenia/cpu/frontend/test/bin/instr_subfe.dis deleted file mode 100644 index 48bec473a..000000000 --- a/src/xenia/cpu/frontend/test/bin/instr_subfe.dis +++ /dev/null @@ -1,63 +0,0 @@ -Disassembly of section .text: - -0000000000100000 : - 100000: 7c 6a 59 10 subfe r3,r10,r11 - 100004: 7c 80 01 14 adde r4,r0,r0 - 100008: 4e 80 00 20 blr - -000000000010000c : - 10000c: 3d 40 00 01 lis r10,1 - 100010: 61 4a 03 bf ori r10,r10,959 - 100014: 3d 60 00 01 lis r11,1 - 100018: 61 6b 03 c0 ori r11,r11,960 - 10001c: 7c 6a 59 10 subfe r3,r10,r11 - 100020: 7c 80 01 14 adde r4,r0,r0 - 100024: 4e 80 00 20 blr - -0000000000100028 : - 100028: 7c 6a 59 10 subfe r3,r10,r11 - 10002c: 7c 80 01 14 adde r4,r0,r0 - 100030: 4e 80 00 20 blr - -0000000000100034 : - 100034: 39 40 00 00 li r10,0 - 100038: 39 60 00 00 li r11,0 - 10003c: 7c 6a 59 10 subfe r3,r10,r11 - 100040: 7c 80 01 14 adde r4,r0,r0 - 100044: 4e 80 00 20 blr - -0000000000100048 : - 100048: 7c 6a 59 10 subfe r3,r10,r11 - 10004c: 7c 80 01 14 adde r4,r0,r0 - 100050: 4e 80 00 20 blr - -0000000000100054 : - 100054: 39 40 00 01 li r10,1 - 100058: 39 60 00 00 li r11,0 - 10005c: 7c 6a 59 10 subfe r3,r10,r11 - 100060: 7c 80 01 14 adde r4,r0,r0 - 100064: 4e 80 00 20 blr - -0000000000100068 : - 100068: 7c 6a 59 10 subfe r3,r10,r11 - 10006c: 7c 80 01 14 adde r4,r0,r0 - 100070: 4e 80 00 20 blr - -0000000000100074 : - 100074: 39 40 00 00 li r10,0 - 100078: 39 60 00 01 li r11,1 - 10007c: 7c 6a 59 10 subfe r3,r10,r11 - 100080: 7c 80 01 14 adde r4,r0,r0 - 100084: 4e 80 00 20 blr - -0000000000100088 : - 100088: 7c 6a 59 10 subfe r3,r10,r11 - 10008c: 7c 80 01 14 adde r4,r0,r0 - 100090: 4e 80 00 20 blr - -0000000000100094 : - 100094: 39 40 ff ff li r10,-1 - 100098: 39 60 ff ff li r11,-1 - 10009c: 7c 6a 59 10 subfe r3,r10,r11 - 1000a0: 7c 80 01 14 adde r4,r0,r0 - 1000a4: 4e 80 00 20 blr diff --git a/src/xenia/cpu/frontend/test/bin/instr_subfe.map b/src/xenia/cpu/frontend/test/bin/instr_subfe.map deleted file mode 100644 index 8db082139..000000000 --- a/src/xenia/cpu/frontend/test/bin/instr_subfe.map +++ /dev/null @@ -1,10 +0,0 @@ -0000000000000000 t test_subfe_1 -000000000000000c t test_subfe_1_constant -0000000000000028 t test_subfe_2 -0000000000000034 t test_subfe_2_constant -0000000000000048 t test_subfe_3 -0000000000000054 t test_subfe_3_constant -0000000000000068 t test_subfe_4 -0000000000000074 t test_subfe_4_constant -0000000000000088 t test_subfe_5 -0000000000000094 t test_subfe_5_constant diff --git a/src/xenia/cpu/frontend/test/bin/instr_subfic.bin b/src/xenia/cpu/frontend/test/bin/instr_subfic.bin deleted file mode 100644 index 8ed89eff8399e20b26652557b3ecc4275c17635d..0000000000000000000000000000000000000000 GIT binary patch literal 0 HcmV?d00001 literal 176 zcmY$$Vm?sQz$oI^z@T93z`&U3#k^kuNlYQ@zZj-GLQElxfdM9O>A=8%%tvMe: - 100000: 20 6a 03 c0 subfic r3,r10,960 - 100004: 7c 80 01 14 adde r4,r0,r0 - 100008: 4e 80 00 20 blr - -000000000010000c : - 10000c: 3d 40 00 01 lis r10,1 - 100010: 61 4a 03 bf ori r10,r10,959 - 100014: 20 6a 03 c0 subfic r3,r10,960 - 100018: 7c 80 01 14 adde r4,r0,r0 - 10001c: 4e 80 00 20 blr - -0000000000100020 : - 100020: 20 6a ff 16 subfic r3,r10,-234 - 100024: 7c 80 01 14 adde r4,r0,r0 - 100028: 4e 80 00 20 blr - -000000000010002c : - 10002c: 3d 40 00 01 lis r10,1 - 100030: 61 4a 03 bf ori r10,r10,959 - 100034: 20 6a ff 16 subfic r3,r10,-234 - 100038: 7c 80 01 14 adde r4,r0,r0 - 10003c: 4e 80 00 20 blr - -0000000000100040 : - 100040: 20 6a 00 00 subfic r3,r10,0 - 100044: 7c 80 01 14 adde r4,r0,r0 - 100048: 4e 80 00 20 blr - -000000000010004c : - 10004c: 39 40 00 00 li r10,0 - 100050: 20 6a 00 00 subfic r3,r10,0 - 100054: 7c 80 01 14 adde r4,r0,r0 - 100058: 4e 80 00 20 blr - -000000000010005c : - 10005c: 20 6a 00 00 subfic r3,r10,0 - 100060: 7c 80 01 14 adde r4,r0,r0 - 100064: 4e 80 00 20 blr - -0000000000100068 : - 100068: 39 40 00 01 li r10,1 - 10006c: 20 6a 00 00 subfic r3,r10,0 - 100070: 7c 80 01 14 adde r4,r0,r0 - 100074: 4e 80 00 20 blr - -0000000000100078 : - 100078: 20 6a 00 01 subfic r3,r10,1 - 10007c: 7c 80 01 14 adde r4,r0,r0 - 100080: 4e 80 00 20 blr - -0000000000100084 : - 100084: 39 40 00 00 li r10,0 - 100088: 20 6a 00 01 subfic r3,r10,1 - 10008c: 7c 80 01 14 adde r4,r0,r0 - 100090: 4e 80 00 20 blr - -0000000000100094 : - 100094: 20 6a ff ff subfic r3,r10,-1 - 100098: 7c 80 01 14 adde r4,r0,r0 - 10009c: 4e 80 00 20 blr - -00000000001000a0 : - 1000a0: 39 40 ff ff li r10,-1 - 1000a4: 20 6a ff ff subfic r3,r10,-1 - 1000a8: 7c 80 01 14 adde r4,r0,r0 - 1000ac: 4e 80 00 20 blr diff --git a/src/xenia/cpu/frontend/test/bin/instr_subfic.map b/src/xenia/cpu/frontend/test/bin/instr_subfic.map deleted file mode 100644 index eb28d3c76..000000000 --- a/src/xenia/cpu/frontend/test/bin/instr_subfic.map +++ /dev/null @@ -1,12 +0,0 @@ -0000000000000000 t test_subfic_1 -000000000000000c t test_subfic_1_constant -0000000000000020 t test_subfic_2 -000000000000002c t test_subfic_2_constant -0000000000000040 t test_subfic_3 -000000000000004c t test_subfic_3_constant -000000000000005c t test_subfic_4 -0000000000000068 t test_subfic_4_constant -0000000000000078 t test_subfic_5 -0000000000000084 t test_subfic_5_constant -0000000000000094 t test_subfic_6 -00000000000000a0 t test_subfic_6_constant diff --git a/src/xenia/cpu/frontend/test/bin/instr_subfme.bin b/src/xenia/cpu/frontend/test/bin/instr_subfme.bin deleted file mode 100644 index 68c8fd7daf4e463e2546efc002a2e0699bd19f3c..0000000000000000000000000000000000000000 GIT binary patch literal 0 HcmV?d00001 literal 392 zcmbpmiS?i%)nTa#dx8nflG1zQE;*1mKL4Q0VN(zD2a#&Q?k7$y#NFs>0UAVg(*OVf diff --git a/src/xenia/cpu/frontend/test/bin/instr_subfme.dis b/src/xenia/cpu/frontend/test/bin/instr_subfme.dis deleted file mode 100644 index b7bd8f9d0..000000000 --- a/src/xenia/cpu/frontend/test/bin/instr_subfme.dis +++ /dev/null @@ -1,131 +0,0 @@ -Disassembly of section .text: - -0000000000100000 : - 100000: 7c 63 1a 78 xor r3,r3,r3 - 100004: 7c 63 18 f8 not r3,r3 - 100008: 30 63 00 01 addic r3,r3,1 - 10000c: 7c 6a 01 d0 subfme r3,r10 - 100010: 7c 80 01 14 adde r4,r0,r0 - 100014: 4e 80 00 20 blr - -0000000000100018 : - 100018: 3d 40 00 01 lis r10,1 - 10001c: 61 4a 03 bf ori r10,r10,959 - 100020: 7c 63 1a 78 xor r3,r3,r3 - 100024: 7c 63 18 f8 not r3,r3 - 100028: 30 63 00 01 addic r3,r3,1 - 10002c: 7c 6a 01 d0 subfme r3,r10 - 100030: 7c 80 01 14 adde r4,r0,r0 - 100034: 4e 80 00 20 blr - -0000000000100038 : - 100038: 7c 63 1a 78 xor r3,r3,r3 - 10003c: 7c 63 18 f8 not r3,r3 - 100040: 30 63 00 01 addic r3,r3,1 - 100044: 7c 6a 01 d0 subfme r3,r10 - 100048: 7c 80 01 14 adde r4,r0,r0 - 10004c: 4e 80 00 20 blr - -0000000000100050 : - 100050: 39 40 00 00 li r10,0 - 100054: 7c 63 1a 78 xor r3,r3,r3 - 100058: 7c 63 18 f8 not r3,r3 - 10005c: 30 63 00 01 addic r3,r3,1 - 100060: 7c 6a 01 d0 subfme r3,r10 - 100064: 7c 80 01 14 adde r4,r0,r0 - 100068: 4e 80 00 20 blr - -000000000010006c : - 10006c: 7c 63 1a 78 xor r3,r3,r3 - 100070: 7c 63 18 f8 not r3,r3 - 100074: 30 63 00 01 addic r3,r3,1 - 100078: 7c 6a 01 d0 subfme r3,r10 - 10007c: 7c 80 01 14 adde r4,r0,r0 - 100080: 4e 80 00 20 blr - -0000000000100084 : - 100084: 39 40 00 01 li r10,1 - 100088: 7c 63 1a 78 xor r3,r3,r3 - 10008c: 7c 63 18 f8 not r3,r3 - 100090: 30 63 00 01 addic r3,r3,1 - 100094: 7c 6a 01 d0 subfme r3,r10 - 100098: 7c 80 01 14 adde r4,r0,r0 - 10009c: 4e 80 00 20 blr - -00000000001000a0 : - 1000a0: 7c 63 1a 78 xor r3,r3,r3 - 1000a4: 7c 63 18 f8 not r3,r3 - 1000a8: 30 63 00 01 addic r3,r3,1 - 1000ac: 7c 6a 01 d0 subfme r3,r10 - 1000b0: 7c 80 01 14 adde r4,r0,r0 - 1000b4: 4e 80 00 20 blr - -00000000001000b8 : - 1000b8: 39 40 ff ff li r10,-1 - 1000bc: 7c 63 1a 78 xor r3,r3,r3 - 1000c0: 7c 63 18 f8 not r3,r3 - 1000c4: 30 63 00 01 addic r3,r3,1 - 1000c8: 7c 6a 01 d0 subfme r3,r10 - 1000cc: 7c 80 01 14 adde r4,r0,r0 - 1000d0: 4e 80 00 20 blr - -00000000001000d4 : - 1000d4: 7c 63 1a 78 xor r3,r3,r3 - 1000d8: 30 63 00 01 addic r3,r3,1 - 1000dc: 7c 6a 01 d0 subfme r3,r10 - 1000e0: 7c 80 01 14 adde r4,r0,r0 - 1000e4: 4e 80 00 20 blr - -00000000001000e8 : - 1000e8: 3d 40 00 01 lis r10,1 - 1000ec: 61 4a 03 bf ori r10,r10,959 - 1000f0: 7c 63 1a 78 xor r3,r3,r3 - 1000f4: 30 63 00 01 addic r3,r3,1 - 1000f8: 7c 6a 01 d0 subfme r3,r10 - 1000fc: 7c 80 01 14 adde r4,r0,r0 - 100100: 4e 80 00 20 blr - -0000000000100104 : - 100104: 7c 63 1a 78 xor r3,r3,r3 - 100108: 30 63 00 01 addic r3,r3,1 - 10010c: 7c 6a 01 d0 subfme r3,r10 - 100110: 7c 80 01 14 adde r4,r0,r0 - 100114: 4e 80 00 20 blr - -0000000000100118 : - 100118: 39 40 00 00 li r10,0 - 10011c: 7c 63 1a 78 xor r3,r3,r3 - 100120: 30 63 00 01 addic r3,r3,1 - 100124: 7c 6a 01 d0 subfme r3,r10 - 100128: 7c 80 01 14 adde r4,r0,r0 - 10012c: 4e 80 00 20 blr - -0000000000100130 : - 100130: 7c 63 1a 78 xor r3,r3,r3 - 100134: 30 63 00 01 addic r3,r3,1 - 100138: 7c 6a 01 d0 subfme r3,r10 - 10013c: 7c 80 01 14 adde r4,r0,r0 - 100140: 4e 80 00 20 blr - -0000000000100144 : - 100144: 39 40 00 01 li r10,1 - 100148: 7c 63 1a 78 xor r3,r3,r3 - 10014c: 30 63 00 01 addic r3,r3,1 - 100150: 7c 6a 01 d0 subfme r3,r10 - 100154: 7c 80 01 14 adde r4,r0,r0 - 100158: 4e 80 00 20 blr - -000000000010015c : - 10015c: 7c 63 1a 78 xor r3,r3,r3 - 100160: 30 63 00 01 addic r3,r3,1 - 100164: 7c 6a 01 d0 subfme r3,r10 - 100168: 7c 80 01 14 adde r4,r0,r0 - 10016c: 4e 80 00 20 blr - -0000000000100170 : - 100170: 39 40 ff ff li r10,-1 - 100174: 7c 63 1a 78 xor r3,r3,r3 - 100178: 30 63 00 01 addic r3,r3,1 - 10017c: 7c 6a 01 d0 subfme r3,r10 - 100180: 7c 80 01 14 adde r4,r0,r0 - 100184: 4e 80 00 20 blr diff --git a/src/xenia/cpu/frontend/test/bin/instr_subfme.map b/src/xenia/cpu/frontend/test/bin/instr_subfme.map deleted file mode 100644 index dae69ad57..000000000 --- a/src/xenia/cpu/frontend/test/bin/instr_subfme.map +++ /dev/null @@ -1,16 +0,0 @@ -0000000000000000 t test_subfme_one_ca_1 -0000000000000018 t test_subfme_one_ca_1_constant -0000000000000038 t test_subfme_one_ca_2 -0000000000000050 t test_subfme_one_ca_2_constant -000000000000006c t test_subfme_one_ca_3 -0000000000000084 t test_subfme_one_ca_3_constant -00000000000000a0 t test_subfme_one_ca_4 -00000000000000b8 t test_subfme_one_ca_4_constant -00000000000000d4 t test_subfme_zero_ca_1 -00000000000000e8 t test_subfme_zero_ca_1_constant -0000000000000104 t test_subfme_zero_ca_2 -0000000000000118 t test_subfme_zero_ca_2_constant -0000000000000130 t test_subfme_zero_ca_3 -0000000000000144 t test_subfme_zero_ca_3_constant -000000000000015c t test_subfme_zero_ca_4 -0000000000000170 t test_subfme_zero_ca_4_constant diff --git a/src/xenia/cpu/frontend/test/bin/instr_subfze.bin b/src/xenia/cpu/frontend/test/bin/instr_subfze.bin deleted file mode 100644 index ba4a59fa7e5b67908a4084fefdac62f071a63509..0000000000000000000000000000000000000000 GIT binary patch literal 0 HcmV?d00001 literal 392 zcmbpmiS?i%)nTa#WG1zQE;*1mKL4Q0VN(zD2a#&Q?k7$y#NFs>0XP?N(*OVf diff --git a/src/xenia/cpu/frontend/test/bin/instr_subfze.dis b/src/xenia/cpu/frontend/test/bin/instr_subfze.dis deleted file mode 100644 index 66a313a1b..000000000 --- a/src/xenia/cpu/frontend/test/bin/instr_subfze.dis +++ /dev/null @@ -1,131 +0,0 @@ -Disassembly of section .text: - -0000000000100000 : - 100000: 7c 63 1a 78 xor r3,r3,r3 - 100004: 7c 63 18 f8 not r3,r3 - 100008: 30 63 00 01 addic r3,r3,1 - 10000c: 7c 6a 01 90 subfze r3,r10 - 100010: 7c 80 01 14 adde r4,r0,r0 - 100014: 4e 80 00 20 blr - -0000000000100018 : - 100018: 3d 40 00 01 lis r10,1 - 10001c: 61 4a 03 bf ori r10,r10,959 - 100020: 7c 63 1a 78 xor r3,r3,r3 - 100024: 7c 63 18 f8 not r3,r3 - 100028: 30 63 00 01 addic r3,r3,1 - 10002c: 7c 6a 01 90 subfze r3,r10 - 100030: 7c 80 01 14 adde r4,r0,r0 - 100034: 4e 80 00 20 blr - -0000000000100038 : - 100038: 7c 63 1a 78 xor r3,r3,r3 - 10003c: 7c 63 18 f8 not r3,r3 - 100040: 30 63 00 01 addic r3,r3,1 - 100044: 7c 6a 01 90 subfze r3,r10 - 100048: 7c 80 01 14 adde r4,r0,r0 - 10004c: 4e 80 00 20 blr - -0000000000100050 : - 100050: 39 40 00 00 li r10,0 - 100054: 7c 63 1a 78 xor r3,r3,r3 - 100058: 7c 63 18 f8 not r3,r3 - 10005c: 30 63 00 01 addic r3,r3,1 - 100060: 7c 6a 01 90 subfze r3,r10 - 100064: 7c 80 01 14 adde r4,r0,r0 - 100068: 4e 80 00 20 blr - -000000000010006c : - 10006c: 7c 63 1a 78 xor r3,r3,r3 - 100070: 7c 63 18 f8 not r3,r3 - 100074: 30 63 00 01 addic r3,r3,1 - 100078: 7c 6a 01 90 subfze r3,r10 - 10007c: 7c 80 01 14 adde r4,r0,r0 - 100080: 4e 80 00 20 blr - -0000000000100084 : - 100084: 39 40 00 01 li r10,1 - 100088: 7c 63 1a 78 xor r3,r3,r3 - 10008c: 7c 63 18 f8 not r3,r3 - 100090: 30 63 00 01 addic r3,r3,1 - 100094: 7c 6a 01 90 subfze r3,r10 - 100098: 7c 80 01 14 adde r4,r0,r0 - 10009c: 4e 80 00 20 blr - -00000000001000a0 : - 1000a0: 7c 63 1a 78 xor r3,r3,r3 - 1000a4: 7c 63 18 f8 not r3,r3 - 1000a8: 30 63 00 01 addic r3,r3,1 - 1000ac: 7c 6a 01 90 subfze r3,r10 - 1000b0: 7c 80 01 14 adde r4,r0,r0 - 1000b4: 4e 80 00 20 blr - -00000000001000b8 : - 1000b8: 39 40 ff ff li r10,-1 - 1000bc: 7c 63 1a 78 xor r3,r3,r3 - 1000c0: 7c 63 18 f8 not r3,r3 - 1000c4: 30 63 00 01 addic r3,r3,1 - 1000c8: 7c 6a 01 90 subfze r3,r10 - 1000cc: 7c 80 01 14 adde r4,r0,r0 - 1000d0: 4e 80 00 20 blr - -00000000001000d4 : - 1000d4: 7c 63 1a 78 xor r3,r3,r3 - 1000d8: 30 63 00 01 addic r3,r3,1 - 1000dc: 7c 6a 01 90 subfze r3,r10 - 1000e0: 7c 80 01 14 adde r4,r0,r0 - 1000e4: 4e 80 00 20 blr - -00000000001000e8 : - 1000e8: 3d 40 00 01 lis r10,1 - 1000ec: 61 4a 03 bf ori r10,r10,959 - 1000f0: 7c 63 1a 78 xor r3,r3,r3 - 1000f4: 30 63 00 01 addic r3,r3,1 - 1000f8: 7c 6a 01 90 subfze r3,r10 - 1000fc: 7c 80 01 14 adde r4,r0,r0 - 100100: 4e 80 00 20 blr - -0000000000100104 : - 100104: 7c 63 1a 78 xor r3,r3,r3 - 100108: 30 63 00 01 addic r3,r3,1 - 10010c: 7c 6a 01 90 subfze r3,r10 - 100110: 7c 80 01 14 adde r4,r0,r0 - 100114: 4e 80 00 20 blr - -0000000000100118 : - 100118: 39 40 00 00 li r10,0 - 10011c: 7c 63 1a 78 xor r3,r3,r3 - 100120: 30 63 00 01 addic r3,r3,1 - 100124: 7c 6a 01 90 subfze r3,r10 - 100128: 7c 80 01 14 adde r4,r0,r0 - 10012c: 4e 80 00 20 blr - -0000000000100130 : - 100130: 7c 63 1a 78 xor r3,r3,r3 - 100134: 30 63 00 01 addic r3,r3,1 - 100138: 7c 6a 01 90 subfze r3,r10 - 10013c: 7c 80 01 14 adde r4,r0,r0 - 100140: 4e 80 00 20 blr - -0000000000100144 : - 100144: 39 40 00 01 li r10,1 - 100148: 7c 63 1a 78 xor r3,r3,r3 - 10014c: 30 63 00 01 addic r3,r3,1 - 100150: 7c 6a 01 90 subfze r3,r10 - 100154: 7c 80 01 14 adde r4,r0,r0 - 100158: 4e 80 00 20 blr - -000000000010015c : - 10015c: 7c 63 1a 78 xor r3,r3,r3 - 100160: 30 63 00 01 addic r3,r3,1 - 100164: 7c 6a 01 90 subfze r3,r10 - 100168: 7c 80 01 14 adde r4,r0,r0 - 10016c: 4e 80 00 20 blr - -0000000000100170 : - 100170: 39 40 ff ff li r10,-1 - 100174: 7c 63 1a 78 xor r3,r3,r3 - 100178: 30 63 00 01 addic r3,r3,1 - 10017c: 7c 6a 01 90 subfze r3,r10 - 100180: 7c 80 01 14 adde r4,r0,r0 - 100184: 4e 80 00 20 blr diff --git a/src/xenia/cpu/frontend/test/bin/instr_subfze.map b/src/xenia/cpu/frontend/test/bin/instr_subfze.map deleted file mode 100644 index fc3d7fe2b..000000000 --- a/src/xenia/cpu/frontend/test/bin/instr_subfze.map +++ /dev/null @@ -1,16 +0,0 @@ -0000000000000000 t test_subfze_one_ca_1 -0000000000000018 t test_subfze_one_ca_1_constant -0000000000000038 t test_subfze_one_ca_2 -0000000000000050 t test_subfze_one_ca_2_constant -000000000000006c t test_subfze_one_ca_3 -0000000000000084 t test_subfze_one_ca_3_constant -00000000000000a0 t test_subfze_one_ca_4 -00000000000000b8 t test_subfze_one_ca_4_constant -00000000000000d4 t test_subfze_zero_ca_1 -00000000000000e8 t test_subfze_zero_ca_1_constant -0000000000000104 t test_subfze_zero_ca_2 -0000000000000118 t test_subfze_zero_ca_2_constant -0000000000000130 t test_subfze_zero_ca_3 -0000000000000144 t test_subfze_zero_ca_3_constant -000000000000015c t test_subfze_zero_ca_4 -0000000000000170 t test_subfze_zero_ca_4_constant diff --git a/src/xenia/cpu/frontend/test/bin/instr_vaddshs.bin b/src/xenia/cpu/frontend/test/bin/instr_vaddshs.bin deleted file mode 100644 index a17ec46ba1dd0dfad12efedf3aa234c3fb32835b..0000000000000000000000000000000000000000 GIT binary patch literal 0 HcmV?d00001 literal 8 PcmWegR(9}fU{C-62qyu> diff --git a/src/xenia/cpu/frontend/test/bin/instr_vaddshs.dis b/src/xenia/cpu/frontend/test/bin/instr_vaddshs.dis deleted file mode 100644 index e7e0505ce..000000000 --- a/src/xenia/cpu/frontend/test/bin/instr_vaddshs.dis +++ /dev/null @@ -1,5 +0,0 @@ -Disassembly of section .text: - -0000000000100000 : - 100000: 10 63 23 40 vaddshs v3,v3,v4 - 100004: 4e 80 00 20 blr diff --git a/src/xenia/cpu/frontend/test/bin/instr_vaddshs.map b/src/xenia/cpu/frontend/test/bin/instr_vaddshs.map deleted file mode 100644 index 811e5abb7..000000000 --- a/src/xenia/cpu/frontend/test/bin/instr_vaddshs.map +++ /dev/null @@ -1 +0,0 @@ -0000000000000000 t test_vaddshs_1 diff --git a/src/xenia/cpu/frontend/test/bin/instr_vadduhm.bin b/src/xenia/cpu/frontend/test/bin/instr_vadduhm.bin deleted file mode 100644 index 53fe687b0829b02f33b3b6b69bd011839f5c9f54..0000000000000000000000000000000000000000 GIT binary patch literal 0 HcmV?d00001 literal 8 PcmWegR&elZU{C-62o(Xs diff --git a/src/xenia/cpu/frontend/test/bin/instr_vadduhm.dis b/src/xenia/cpu/frontend/test/bin/instr_vadduhm.dis deleted file mode 100644 index da99d985c..000000000 --- a/src/xenia/cpu/frontend/test/bin/instr_vadduhm.dis +++ /dev/null @@ -1,5 +0,0 @@ -Disassembly of section .text: - -0000000000100000 : - 100000: 10 63 20 40 vadduhm v3,v3,v4 - 100004: 4e 80 00 20 blr diff --git a/src/xenia/cpu/frontend/test/bin/instr_vadduhm.map b/src/xenia/cpu/frontend/test/bin/instr_vadduhm.map deleted file mode 100644 index 30ec24c91..000000000 --- a/src/xenia/cpu/frontend/test/bin/instr_vadduhm.map +++ /dev/null @@ -1 +0,0 @@ -0000000000000000 t test_vadduhm_1 diff --git a/src/xenia/cpu/frontend/test/bin/instr_vcfsx.bin b/src/xenia/cpu/frontend/test/bin/instr_vcfsx.bin deleted file mode 100644 index 37185319aa8b0fa034ce1c918c5e030774c7547d..0000000000000000000000000000000000000000 GIT binary patch literal 0 HcmV?d00001 literal 24 VcmWegkoNLxU{DZ9gwk0M8URAs1yuk5 diff --git a/src/xenia/cpu/frontend/test/bin/instr_vcfsx.dis b/src/xenia/cpu/frontend/test/bin/instr_vcfsx.dis deleted file mode 100644 index a1d6b3dd8..000000000 --- a/src/xenia/cpu/frontend/test/bin/instr_vcfsx.dis +++ /dev/null @@ -1,13 +0,0 @@ -Disassembly of section .text: - -0000000000100000 : - 100000: 10 60 1b 4a vcfsx v3,v3,0 - 100004: 4e 80 00 20 blr - -0000000000100008 : - 100008: 10 61 1b 4a vcfsx v3,v3,1 - 10000c: 4e 80 00 20 blr - -0000000000100010 : - 100010: 10 6a 1b 4a vcfsx v3,v3,10 - 100014: 4e 80 00 20 blr diff --git a/src/xenia/cpu/frontend/test/bin/instr_vcfsx.map b/src/xenia/cpu/frontend/test/bin/instr_vcfsx.map deleted file mode 100644 index 73c00c6e1..000000000 --- a/src/xenia/cpu/frontend/test/bin/instr_vcfsx.map +++ /dev/null @@ -1,3 +0,0 @@ -0000000000000000 t test_vcfsx_1 -0000000000000008 t test_vcfsx_2 -0000000000000010 t test_vcfsx_3 diff --git a/src/xenia/cpu/frontend/test/bin/instr_vcmpxxfp.bin b/src/xenia/cpu/frontend/test/bin/instr_vcmpxxfp.bin deleted file mode 100644 index daedb5fa5fbec93ff7043ca5783dc2b138a28f91..0000000000000000000000000000000000000000 GIT binary patch literal 0 HcmV?d00001 literal 36 WcmWeg(K%LAprGd0z@Q+2gAD-5{0fr* diff --git a/src/xenia/cpu/frontend/test/bin/instr_vcmpxxfp.dis b/src/xenia/cpu/frontend/test/bin/instr_vcmpxxfp.dis deleted file mode 100644 index d6415cf43..000000000 --- a/src/xenia/cpu/frontend/test/bin/instr_vcmpxxfp.dis +++ /dev/null @@ -1,16 +0,0 @@ -Disassembly of section .text: - -0000000000100000 : - 100000: 10 64 2c c6 .long 0x10642cc6 - 100004: 7c 70 20 26 mfocrf r3,2 - 100008: 4e 80 00 20 blr - -000000000010000c : - 10000c: 10 64 2c c6 .long 0x10642cc6 - 100010: 7c 70 20 26 mfocrf r3,2 - 100014: 4e 80 00 20 blr - -0000000000100018 : - 100018: 10 64 2c c6 .long 0x10642cc6 - 10001c: 7c 70 20 26 mfocrf r3,2 - 100020: 4e 80 00 20 blr diff --git a/src/xenia/cpu/frontend/test/bin/instr_vcmpxxfp.map b/src/xenia/cpu/frontend/test/bin/instr_vcmpxxfp.map deleted file mode 100644 index 2db9b1bf7..000000000 --- a/src/xenia/cpu/frontend/test/bin/instr_vcmpxxfp.map +++ /dev/null @@ -1,3 +0,0 @@ -0000000000000000 t test_vcmpxxfp_1 -000000000000000c t test_vcmpxxfp_2 -0000000000000018 t test_vcmpxxfp_3 diff --git a/src/xenia/cpu/frontend/test/bin/instr_vctsxs.bin b/src/xenia/cpu/frontend/test/bin/instr_vctsxs.bin deleted file mode 100644 index 5db997781e6633c5731ed1770174d5cf364ec7e0..0000000000000000000000000000000000000000 GIT binary patch literal 0 HcmV?d00001 literal 40 XcmWegkUr(tz@Q+I2&I#tG@3X7>L?3T diff --git a/src/xenia/cpu/frontend/test/bin/instr_vctsxs.dis b/src/xenia/cpu/frontend/test/bin/instr_vctsxs.dis deleted file mode 100644 index b6b2f7226..000000000 --- a/src/xenia/cpu/frontend/test/bin/instr_vctsxs.dis +++ /dev/null @@ -1,21 +0,0 @@ -Disassembly of section .text: - -0000000000100000 : - 100000: 10 60 1b ca vctsxs v3,v3,0 - 100004: 4e 80 00 20 blr - -0000000000100008 : - 100008: 10 61 1b ca vctsxs v3,v3,1 - 10000c: 4e 80 00 20 blr - -0000000000100010 : - 100010: 10 62 1b ca vctsxs v3,v3,2 - 100014: 4e 80 00 20 blr - -0000000000100018 : - 100018: 10 60 1b ca vctsxs v3,v3,0 - 10001c: 4e 80 00 20 blr - -0000000000100020 : - 100020: 10 61 1b ca vctsxs v3,v3,1 - 100024: 4e 80 00 20 blr diff --git a/src/xenia/cpu/frontend/test/bin/instr_vctsxs.map b/src/xenia/cpu/frontend/test/bin/instr_vctsxs.map deleted file mode 100644 index d5b353670..000000000 --- a/src/xenia/cpu/frontend/test/bin/instr_vctsxs.map +++ /dev/null @@ -1,5 +0,0 @@ -0000000000000000 t test_vctsxs_1 -0000000000000008 t test_vctsxs_2 -0000000000000010 t test_vctsxs_3 -0000000000000018 t test_vctsxs_4 -0000000000000020 t test_vctsxs_5 diff --git a/src/xenia/cpu/frontend/test/bin/instr_vmrghb.bin b/src/xenia/cpu/frontend/test/bin/instr_vmrghb.bin deleted file mode 100644 index 7d70f7c7897fd37fe557de451b473303fc46c4dd..0000000000000000000000000000000000000000 GIT binary patch literal 0 HcmV?d00001 literal 8 PcmWewtia>fz@PvC2+;w~ diff --git a/src/xenia/cpu/frontend/test/bin/instr_vmrghb.dis b/src/xenia/cpu/frontend/test/bin/instr_vmrghb.dis deleted file mode 100644 index 6088c8008..000000000 --- a/src/xenia/cpu/frontend/test/bin/instr_vmrghb.dis +++ /dev/null @@ -1,5 +0,0 @@ -Disassembly of section .text: - -0000000000100000 : - 100000: 10 a3 20 0c vmrghb v5,v3,v4 - 100004: 4e 80 00 20 blr diff --git a/src/xenia/cpu/frontend/test/bin/instr_vmrghb.map b/src/xenia/cpu/frontend/test/bin/instr_vmrghb.map deleted file mode 100644 index 722579e07..000000000 --- a/src/xenia/cpu/frontend/test/bin/instr_vmrghb.map +++ /dev/null @@ -1 +0,0 @@ -0000000000000000 t test_vmrghb_1 diff --git a/src/xenia/cpu/frontend/test/bin/instr_vmrghh.bin b/src/xenia/cpu/frontend/test/bin/instr_vmrghh.bin deleted file mode 100644 index 3db0e559377e8d03cfcb7f446a6650aac0f8cc90..0000000000000000000000000000000000000000 GIT binary patch literal 0 HcmV?d00001 literal 8 PcmWewtl;C: - 100000: 10 a3 20 4c vmrghh v5,v3,v4 - 100004: 4e 80 00 20 blr diff --git a/src/xenia/cpu/frontend/test/bin/instr_vmrghh.map b/src/xenia/cpu/frontend/test/bin/instr_vmrghh.map deleted file mode 100644 index fa3154185..000000000 --- a/src/xenia/cpu/frontend/test/bin/instr_vmrghh.map +++ /dev/null @@ -1 +0,0 @@ -0000000000000000 t test_vmrghh_1 diff --git a/src/xenia/cpu/frontend/test/bin/instr_vmrghw.bin b/src/xenia/cpu/frontend/test/bin/instr_vmrghw.bin deleted file mode 100644 index 49d6bd213c22217829eb23a16559a644abe9b6f1..0000000000000000000000000000000000000000 GIT binary patch literal 0 HcmV?d00001 literal 8 PcmWewtkC1vz@PvC3sC}2 diff --git a/src/xenia/cpu/frontend/test/bin/instr_vmrghw.dis b/src/xenia/cpu/frontend/test/bin/instr_vmrghw.dis deleted file mode 100644 index be44f5b79..000000000 --- a/src/xenia/cpu/frontend/test/bin/instr_vmrghw.dis +++ /dev/null @@ -1,5 +0,0 @@ -Disassembly of section .text: - -0000000000100000 : - 100000: 10 a3 20 8c vmrghw v5,v3,v4 - 100004: 4e 80 00 20 blr diff --git a/src/xenia/cpu/frontend/test/bin/instr_vmrghw.map b/src/xenia/cpu/frontend/test/bin/instr_vmrghw.map deleted file mode 100644 index 6e75d3e31..000000000 --- a/src/xenia/cpu/frontend/test/bin/instr_vmrghw.map +++ /dev/null @@ -1 +0,0 @@ -0000000000000000 t test_vmrghw_1 diff --git a/src/xenia/cpu/frontend/test/bin/instr_vmrglb.bin b/src/xenia/cpu/frontend/test/bin/instr_vmrglb.bin deleted file mode 100644 index 3065726a5467e43bd00979e149c58a454602a532..0000000000000000000000000000000000000000 GIT binary patch literal 0 HcmV?d00001 literal 8 PcmWewtjOcnz@PvC2-gA6 diff --git a/src/xenia/cpu/frontend/test/bin/instr_vmrglb.dis b/src/xenia/cpu/frontend/test/bin/instr_vmrglb.dis deleted file mode 100644 index 2abc469bb..000000000 --- a/src/xenia/cpu/frontend/test/bin/instr_vmrglb.dis +++ /dev/null @@ -1,5 +0,0 @@ -Disassembly of section .text: - -0000000000100000 : - 100000: 10 a3 21 0c vmrglb v5,v3,v4 - 100004: 4e 80 00 20 blr diff --git a/src/xenia/cpu/frontend/test/bin/instr_vmrglb.map b/src/xenia/cpu/frontend/test/bin/instr_vmrglb.map deleted file mode 100644 index f453a6a09..000000000 --- a/src/xenia/cpu/frontend/test/bin/instr_vmrglb.map +++ /dev/null @@ -1 +0,0 @@ -0000000000000000 t test_vmrglb_1 diff --git a/src/xenia/cpu/frontend/test/bin/instr_vmrglh.bin b/src/xenia/cpu/frontend/test/bin/instr_vmrglh.bin deleted file mode 100644 index d057fde54a182bd81fcec28f01827dc040eeea85..0000000000000000000000000000000000000000 GIT binary patch literal 0 HcmV?d00001 literal 8 PcmWewtmxy{z@PvC3Ks$o diff --git a/src/xenia/cpu/frontend/test/bin/instr_vmrglh.dis b/src/xenia/cpu/frontend/test/bin/instr_vmrglh.dis deleted file mode 100644 index bbf03a790..000000000 --- a/src/xenia/cpu/frontend/test/bin/instr_vmrglh.dis +++ /dev/null @@ -1,5 +0,0 @@ -Disassembly of section .text: - -0000000000100000 : - 100000: 10 a3 21 4c vmrglh v5,v3,v4 - 100004: 4e 80 00 20 blr diff --git a/src/xenia/cpu/frontend/test/bin/instr_vmrglh.map b/src/xenia/cpu/frontend/test/bin/instr_vmrglh.map deleted file mode 100644 index 79e7d7303..000000000 --- a/src/xenia/cpu/frontend/test/bin/instr_vmrglh.map +++ /dev/null @@ -1 +0,0 @@ -0000000000000000 t test_vmrglh_1 diff --git a/src/xenia/cpu/frontend/test/bin/instr_vmrglw.bin b/src/xenia/cpu/frontend/test/bin/instr_vmrglw.bin deleted file mode 100644 index 5bd3c388379ee0ba5c8ca05a1a986d690dff9e28..0000000000000000000000000000000000000000 GIT binary patch literal 0 HcmV?d00001 literal 8 PcmWewtk~n%z@PvC3s(Y9 diff --git a/src/xenia/cpu/frontend/test/bin/instr_vmrglw.dis b/src/xenia/cpu/frontend/test/bin/instr_vmrglw.dis deleted file mode 100644 index 876dbc9c6..000000000 --- a/src/xenia/cpu/frontend/test/bin/instr_vmrglw.dis +++ /dev/null @@ -1,5 +0,0 @@ -Disassembly of section .text: - -0000000000100000 : - 100000: 10 a3 21 8c vmrglw v5,v3,v4 - 100004: 4e 80 00 20 blr diff --git a/src/xenia/cpu/frontend/test/bin/instr_vmrglw.map b/src/xenia/cpu/frontend/test/bin/instr_vmrglw.map deleted file mode 100644 index 4632cad96..000000000 --- a/src/xenia/cpu/frontend/test/bin/instr_vmrglw.map +++ /dev/null @@ -1 +0,0 @@ -0000000000000000 t test_vmrglw_1 diff --git a/src/xenia/cpu/frontend/test/bin/instr_vperm.bin b/src/xenia/cpu/frontend/test/bin/instr_vperm.bin deleted file mode 100644 index 25523ecae35522cbc10682b27e6db55dc4d198dc..0000000000000000000000000000000000000000 GIT binary patch literal 0 HcmV?d00001 literal 32 ScmWeQteEZBz@Q+2g9ZScxCu1? diff --git a/src/xenia/cpu/frontend/test/bin/instr_vperm.dis b/src/xenia/cpu/frontend/test/bin/instr_vperm.dis deleted file mode 100644 index b733b371f..000000000 --- a/src/xenia/cpu/frontend/test/bin/instr_vperm.dis +++ /dev/null @@ -1,17 +0,0 @@ -Disassembly of section .text: - -0000000000100000 : - 100000: 10 c3 21 6b vperm v6,v3,v4,v5 - 100004: 4e 80 00 20 blr - -0000000000100008 : - 100008: 10 c3 21 6b vperm v6,v3,v4,v5 - 10000c: 4e 80 00 20 blr - -0000000000100010 : - 100010: 10 c3 21 6b vperm v6,v3,v4,v5 - 100014: 4e 80 00 20 blr - -0000000000100018 : - 100018: 10 c3 21 6b vperm v6,v3,v4,v5 - 10001c: 4e 80 00 20 blr diff --git a/src/xenia/cpu/frontend/test/bin/instr_vperm.map b/src/xenia/cpu/frontend/test/bin/instr_vperm.map deleted file mode 100644 index 18e6711bc..000000000 --- a/src/xenia/cpu/frontend/test/bin/instr_vperm.map +++ /dev/null @@ -1,4 +0,0 @@ -0000000000000000 t test_vperm_1 -0000000000000008 t test_vperm_2 -0000000000000010 t test_vperm_3 -0000000000000018 t test_vperm_4 diff --git a/src/xenia/cpu/frontend/test/bin/instr_vpermwi128.bin b/src/xenia/cpu/frontend/test/bin/instr_vpermwi128.bin deleted file mode 100644 index db91ea4d3d202427baf6b4b8e25f79ec5a9f6650..0000000000000000000000000000000000000000 GIT binary patch literal 0 HcmV?d00001 literal 32 acmb1`EhXUBz@Q+}B7Ff&H$eIGA$$OdMhJlb diff --git a/src/xenia/cpu/frontend/test/bin/instr_vpermwi128.dis b/src/xenia/cpu/frontend/test/bin/instr_vpermwi128.dis deleted file mode 100644 index 33e78adff..000000000 --- a/src/xenia/cpu/frontend/test/bin/instr_vpermwi128.dis +++ /dev/null @@ -1,17 +0,0 @@ -Disassembly of section .text: - -0000000000100000 : - 100000: 18 9b 1a 10 vpermwi128 v4,v3,27 - 100004: 4e 80 00 20 blr - -0000000000100008 : - 100008: 18 84 1b d0 vpermwi128 v4,v3,228 - 10000c: 4e 80 00 20 blr - -0000000000100010 : - 100010: 18 80 1a 10 vpermwi128 v4,v3,0 - 100014: 4e 80 00 20 blr - -0000000000100018 : - 100018: 18 9f 1b d0 vpermwi128 v4,v3,255 - 10001c: 4e 80 00 20 blr diff --git a/src/xenia/cpu/frontend/test/bin/instr_vpermwi128.map b/src/xenia/cpu/frontend/test/bin/instr_vpermwi128.map deleted file mode 100644 index c698db776..000000000 --- a/src/xenia/cpu/frontend/test/bin/instr_vpermwi128.map +++ /dev/null @@ -1,4 +0,0 @@ -0000000000000000 t test_vpermwi128_1 -0000000000000008 t test_vpermwi128_2 -0000000000000010 t test_vpermwi128_3 -0000000000000018 t test_vpermwi128_4 diff --git a/src/xenia/cpu/frontend/test/bin/instr_vpkd3d128.bin b/src/xenia/cpu/frontend/test/bin/instr_vpkd3d128.bin deleted file mode 100644 index acd9e1c819525874388cf179c2996ff6c4984a01..0000000000000000000000000000000000000000 GIT binary patch literal 0 HcmV?d00001 literal 184 zcmb1WloRl4U{H|2qywPh6QJ}3Fx>=I-y{c-Z<2$^H_1Wdo1yZ}Q2A!4d^1$O6)I1N O?uDv@(bJ%OC=CEhyDTOE diff --git a/src/xenia/cpu/frontend/test/bin/instr_vpkd3d128.dis b/src/xenia/cpu/frontend/test/bin/instr_vpkd3d128.dis deleted file mode 100644 index b37acae1b..000000000 --- a/src/xenia/cpu/frontend/test/bin/instr_vpkd3d128.dis +++ /dev/null @@ -1,93 +0,0 @@ -Disassembly of section .text: - -0000000000100000 : - 100000: 18 81 1e 10 vpkd3d128 v4,v3,0,0,0 - 100004: 4e 80 00 20 blr - -0000000000100008 : - 100008: 18 81 1e 10 vpkd3d128 v4,v3,0,0,0 - 10000c: 4e 80 00 20 blr - -0000000000100010 : - 100010: 18 81 1e 10 vpkd3d128 v4,v3,0,0,0 - 100014: 4e 80 00 20 blr - -0000000000100018 : - 100018: 18 81 1e 50 vpkd3d128 v4,v3,0,0,0 - 10001c: 4e 80 00 20 blr - -0000000000100020 : - 100020: 18 81 1e 90 vpkd3d128 v4,v3,0,0,2 - 100024: 4e 80 00 20 blr - -0000000000100028 : - 100028: 18 81 1e d0 vpkd3d128 v4,v3,0,0,2 - 10002c: 4e 80 00 20 blr - -0000000000100030 : - 100030: 18 82 1e 10 vpkd3d128 v4,v3,0,2,0 - 100034: 4e 80 00 20 blr - -0000000000100038 : - 100038: 18 82 1e 50 vpkd3d128 v4,v3,0,2,0 - 10003c: 4e 80 00 20 blr - -0000000000100040 : - 100040: 18 82 1e 90 vpkd3d128 v4,v3,0,2,2 - 100044: 4e 80 00 20 blr - -0000000000100048 : - 100048: 18 82 1e d0 vpkd3d128 v4,v3,0,2,2 - 10004c: 4e 80 00 20 blr - -0000000000100050 : - 100050: 18 83 1e 10 vpkd3d128 v4,v3,0,2,0 - 100054: 4e 80 00 20 blr - -0000000000100058 : - 100058: 18 83 1e 50 vpkd3d128 v4,v3,0,2,0 - 10005c: 4e 80 00 20 blr - -0000000000100060 : - 100060: 18 83 1e 90 vpkd3d128 v4,v3,0,2,2 - 100064: 4e 80 00 20 blr - -0000000000100068 : - 100068: 18 83 1e d0 vpkd3d128 v4,v3,0,2,2 - 10006c: 4e 80 00 20 blr - -0000000000100070 : - 100070: 18 85 1e 10 vpkd3d128 v4,v3,1,0,0 - 100074: 4e 80 00 20 blr - -0000000000100078 : - 100078: 18 85 1e 10 vpkd3d128 v4,v3,1,0,0 - 10007c: 4e 80 00 20 blr - -0000000000100080 : - 100080: 18 85 1e 10 vpkd3d128 v4,v3,1,0,0 - 100084: 4e 80 00 20 blr - -0000000000100088 : - 100088: 18 85 1e 10 vpkd3d128 v4,v3,1,0,0 - 10008c: 4e 80 00 20 blr - -0000000000100090 : - 100090: 18 85 1e 10 vpkd3d128 v4,v3,1,0,0 - 100094: 4e 80 00 20 blr - -0000000000100098 : - 100098: 18 8d 1e 10 vpkd3d128 v4,v3,3,0,0 - 10009c: 4e 80 00 20 blr - -00000000001000a0 : - 1000a0: 18 8d 1e 10 vpkd3d128 v4,v3,3,0,0 - 1000a4: 4e 80 00 20 blr - -00000000001000a8 : - 1000a8: 18 96 1e 10 vpkd3d128 v4,v3,1,2,0 - 1000ac: 4e 80 00 20 blr - -00000000001000b0 : - 1000b0: 18 96 1e 10 vpkd3d128 v4,v3,1,2,0 - 1000b4: 4e 80 00 20 blr diff --git a/src/xenia/cpu/frontend/test/bin/instr_vpkd3d128.map b/src/xenia/cpu/frontend/test/bin/instr_vpkd3d128.map deleted file mode 100644 index d8fde4ee6..000000000 --- a/src/xenia/cpu/frontend/test/bin/instr_vpkd3d128.map +++ /dev/null @@ -1,23 +0,0 @@ -0000000000000000 t test_vpkd3d128_d3dcolor_invalid_0 -0000000000000008 t test_vpkd3d128_d3dcolor_invalid_1 -0000000000000010 t test_vpkd3d128_d3dcolor_1_0 -0000000000000018 t test_vpkd3d128_d3dcolor_1_1 -0000000000000020 t test_vpkd3d128_d3dcolor_1_2 -0000000000000028 t test_vpkd3d128_d3dcolor_1_3 -0000000000000030 t test_vpkd3d128_d3dcolor_2_0 -0000000000000038 t test_vpkd3d128_d3dcolor_2_1 -0000000000000040 t test_vpkd3d128_d3dcolor_2_2 -0000000000000048 t test_vpkd3d128_d3dcolor_2_3 -0000000000000050 t test_vpkd3d128_d3dcolor_3_0 -0000000000000058 t test_vpkd3d128_d3dcolor_3_1 -0000000000000060 t test_vpkd3d128_d3dcolor_3_2 -0000000000000068 t test_vpkd3d128_d3dcolor_3_3 -0000000000000070 t test_vpkd3d128_short2_invalid_0 -0000000000000078 t test_vpkd3d128_short2_invalid_1 -0000000000000080 t test_vpkd3d128_short2_0 -0000000000000088 t test_vpkd3d128_short2_1 -0000000000000090 t test_vpkd3d128_short2_2 -0000000000000098 t test_vpkd3d128_float16_2_invalid_0 -00000000000000a0 t test_vpkd3d128_float16_2_0 -00000000000000a8 t test_vpkd3d128_float16_4_invalid_0 -00000000000000b0 t test_vpkd3d128_float16_4_0 diff --git a/src/xenia/cpu/frontend/test/bin/instr_vpkshss.bin b/src/xenia/cpu/frontend/test/bin/instr_vpkshss.bin deleted file mode 100644 index 45005cc56cc8d7bf953b0ec925f1c8436b160971..0000000000000000000000000000000000000000 GIT binary patch literal 0 HcmV?d00001 literal 16 RcmWewtk~z*z@Q)ir2#2I1fc)` diff --git a/src/xenia/cpu/frontend/test/bin/instr_vpkshss.dis b/src/xenia/cpu/frontend/test/bin/instr_vpkshss.dis deleted file mode 100644 index f1c43d3f6..000000000 --- a/src/xenia/cpu/frontend/test/bin/instr_vpkshss.dis +++ /dev/null @@ -1,9 +0,0 @@ -Disassembly of section .text: - -0000000000100000 : - 100000: 10 a3 21 8e vpkshss v5,v3,v4 - 100004: 4e 80 00 20 blr - -0000000000100008 : - 100008: 10 a3 21 8e vpkshss v5,v3,v4 - 10000c: 4e 80 00 20 blr diff --git a/src/xenia/cpu/frontend/test/bin/instr_vpkshss.map b/src/xenia/cpu/frontend/test/bin/instr_vpkshss.map deleted file mode 100644 index 5e87f54da..000000000 --- a/src/xenia/cpu/frontend/test/bin/instr_vpkshss.map +++ /dev/null @@ -1,2 +0,0 @@ -0000000000000000 t test_vpkshss_0 -0000000000000008 t test_vpkshss_1 diff --git a/src/xenia/cpu/frontend/test/bin/instr_vpkswss.bin b/src/xenia/cpu/frontend/test/bin/instr_vpkswss.bin deleted file mode 100644 index a61dc7ceb6c4fcc2736c58c1e73a8c025be5cc99..0000000000000000000000000000000000000000 GIT binary patch literal 0 HcmV?d00001 literal 16 ScmWewta#3^fk8n4N&^5b!UZ7! diff --git a/src/xenia/cpu/frontend/test/bin/instr_vpkswss.dis b/src/xenia/cpu/frontend/test/bin/instr_vpkswss.dis deleted file mode 100644 index 1b1fd0be1..000000000 --- a/src/xenia/cpu/frontend/test/bin/instr_vpkswss.dis +++ /dev/null @@ -1,9 +0,0 @@ -Disassembly of section .text: - -0000000000100000 : - 100000: 10 a3 21 ce vpkswss v5,v3,v4 - 100004: 4e 80 00 20 blr - -0000000000100008 : - 100008: 10 a3 21 ce vpkswss v5,v3,v4 - 10000c: 4e 80 00 20 blr diff --git a/src/xenia/cpu/frontend/test/bin/instr_vpkswss.map b/src/xenia/cpu/frontend/test/bin/instr_vpkswss.map deleted file mode 100644 index a9055626a..000000000 --- a/src/xenia/cpu/frontend/test/bin/instr_vpkswss.map +++ /dev/null @@ -1,2 +0,0 @@ -0000000000000000 t test_vpkswss_0 -0000000000000008 t test_vpkswss_1 diff --git a/src/xenia/cpu/frontend/test/bin/instr_vrfin.bin b/src/xenia/cpu/frontend/test/bin/instr_vrfin.bin deleted file mode 100644 index c236bb45d332c6fa4f9126ffd4a5b8cfeb9b5dcb..0000000000000000000000000000000000000000 GIT binary patch literal 0 HcmV?d00001 literal 16 RcmWegkmB-dU{DZ%(f}E(0|fv8 diff --git a/src/xenia/cpu/frontend/test/bin/instr_vrfin.dis b/src/xenia/cpu/frontend/test/bin/instr_vrfin.dis deleted file mode 100644 index c0ee7af90..000000000 --- a/src/xenia/cpu/frontend/test/bin/instr_vrfin.dis +++ /dev/null @@ -1,9 +0,0 @@ -Disassembly of section .text: - -0000000000100000 : - 100000: 10 60 1a 0a vrfin v3,v3 - 100004: 4e 80 00 20 blr - -0000000000100008 : - 100008: 10 60 1a 0a vrfin v3,v3 - 10000c: 4e 80 00 20 blr diff --git a/src/xenia/cpu/frontend/test/bin/instr_vrfin.map b/src/xenia/cpu/frontend/test/bin/instr_vrfin.map deleted file mode 100644 index 42705011b..000000000 --- a/src/xenia/cpu/frontend/test/bin/instr_vrfin.map +++ /dev/null @@ -1,2 +0,0 @@ -0000000000000000 t test_vrfin_1 -0000000000000008 t test_vrfin_2 diff --git a/src/xenia/cpu/frontend/test/bin/instr_vrlimi128.bin b/src/xenia/cpu/frontend/test/bin/instr_vrlimi128.bin deleted file mode 100644 index 4cddadaff087cc6e99b0c22022c3703ed4b66238..0000000000000000000000000000000000000000 GIT binary patch literal 0 HcmV?d00001 literal 72 lcmb1WkQeZ4U{H|ghtmO2{sbs}0Zey5: - 100000: 18 80 1f 10 vrlimi128 v4,v3,0,0 - 100004: 4e 80 00 20 blr - -0000000000100008 : - 100008: 18 8f 1f 10 vrlimi128 v4,v3,15,0 - 10000c: 4e 80 00 20 blr - -0000000000100010 : - 100010: 18 8f 1f 50 vrlimi128 v4,v3,15,0 - 100014: 4e 80 00 20 blr - -0000000000100018 : - 100018: 18 8f 1f 90 vrlimi128 v4,v3,15,2 - 10001c: 4e 80 00 20 blr - -0000000000100020 : - 100020: 18 8f 1f d0 vrlimi128 v4,v3,15,2 - 100024: 4e 80 00 20 blr - -0000000000100028 : - 100028: 18 88 1f 10 vrlimi128 v4,v3,8,0 - 10002c: 4e 80 00 20 blr - -0000000000100030 : - 100030: 18 84 1f 10 vrlimi128 v4,v3,4,0 - 100034: 4e 80 00 20 blr - -0000000000100038 : - 100038: 18 82 1f 10 vrlimi128 v4,v3,2,0 - 10003c: 4e 80 00 20 blr - -0000000000100040 : - 100040: 18 81 1f 10 vrlimi128 v4,v3,1,0 - 100044: 4e 80 00 20 blr diff --git a/src/xenia/cpu/frontend/test/bin/instr_vrlimi128.map b/src/xenia/cpu/frontend/test/bin/instr_vrlimi128.map deleted file mode 100644 index 33c21f77c..000000000 --- a/src/xenia/cpu/frontend/test/bin/instr_vrlimi128.map +++ /dev/null @@ -1,9 +0,0 @@ -0000000000000000 t test_vrlimi128_1 -0000000000000008 t test_vrlimi128_2 -0000000000000010 t test_vrlimi128_3 -0000000000000018 t test_vrlimi128_4 -0000000000000020 t test_vrlimi128_5 -0000000000000028 t test_vrlimi128_6 -0000000000000030 t test_vrlimi128_7 -0000000000000038 t test_vrlimi128_8 -0000000000000040 t test_vrlimi128_9 diff --git a/src/xenia/cpu/frontend/test/bin/instr_vsel.bin b/src/xenia/cpu/frontend/test/bin/instr_vsel.bin deleted file mode 100644 index c62e03541c6da4fca426fcf1fce3a17507b6156a..0000000000000000000000000000000000000000 GIT binary patch literal 0 HcmV?d00001 literal 24 ScmWewteEB3z@Q+2Mgss;CkBN8 diff --git a/src/xenia/cpu/frontend/test/bin/instr_vsel.dis b/src/xenia/cpu/frontend/test/bin/instr_vsel.dis deleted file mode 100644 index ee9e1351b..000000000 --- a/src/xenia/cpu/frontend/test/bin/instr_vsel.dis +++ /dev/null @@ -1,13 +0,0 @@ -Disassembly of section .text: - -0000000000100000 : - 100000: 10 a3 21 6a vsel v5,v3,v4,v5 - 100004: 4e 80 00 20 blr - -0000000000100008 : - 100008: 10 a3 21 6a vsel v5,v3,v4,v5 - 10000c: 4e 80 00 20 blr - -0000000000100010 : - 100010: 10 a3 21 6a vsel v5,v3,v4,v5 - 100014: 4e 80 00 20 blr diff --git a/src/xenia/cpu/frontend/test/bin/instr_vsel.map b/src/xenia/cpu/frontend/test/bin/instr_vsel.map deleted file mode 100644 index 41f9acf96..000000000 --- a/src/xenia/cpu/frontend/test/bin/instr_vsel.map +++ /dev/null @@ -1,3 +0,0 @@ -0000000000000000 t test_vsel_1 -0000000000000008 t test_vsel_2 -0000000000000010 t test_vsel_3 diff --git a/src/xenia/cpu/frontend/test/bin/instr_vslb.bin b/src/xenia/cpu/frontend/test/bin/instr_vslb.bin deleted file mode 100644 index f67219f0fa420ede645017c562cee174c0185759..0000000000000000000000000000000000000000 GIT binary patch literal 0 HcmV?d00001 literal 40 ScmWegR%G#OU{DYsKm!1riwB: - 100000: 10 63 21 04 vslb v3,v3,v4 - 100004: 4e 80 00 20 blr - -0000000000100008 : - 100008: 10 63 21 04 vslb v3,v3,v4 - 10000c: 4e 80 00 20 blr - -0000000000100010 : - 100010: 10 63 21 04 vslb v3,v3,v4 - 100014: 4e 80 00 20 blr - -0000000000100018 : - 100018: 10 63 21 04 vslb v3,v3,v4 - 10001c: 4e 80 00 20 blr - -0000000000100020 : - 100020: 10 63 21 04 vslb v3,v3,v4 - 100024: 4e 80 00 20 blr diff --git a/src/xenia/cpu/frontend/test/bin/instr_vslb.map b/src/xenia/cpu/frontend/test/bin/instr_vslb.map deleted file mode 100644 index 50b022f8a..000000000 --- a/src/xenia/cpu/frontend/test/bin/instr_vslb.map +++ /dev/null @@ -1,5 +0,0 @@ -0000000000000000 t test_vslb_1 -0000000000000008 t test_vslb_2 -0000000000000010 t test_vslb_3 -0000000000000018 t test_vslb_4 -0000000000000020 t test_vslb_5 diff --git a/src/xenia/cpu/frontend/test/bin/instr_vsldoi.bin b/src/xenia/cpu/frontend/test/bin/instr_vsldoi.bin deleted file mode 100644 index 8fda0ff56806045f275d28780c905f31c02c6d7a..0000000000000000000000000000000000000000 GIT binary patch literal 0 HcmV?d00001 literal 24 YcmWewtf1r9z@Q+oSRn^OE58BJ08yO=%K!iX diff --git a/src/xenia/cpu/frontend/test/bin/instr_vsldoi.dis b/src/xenia/cpu/frontend/test/bin/instr_vsldoi.dis deleted file mode 100644 index bd2011389..000000000 --- a/src/xenia/cpu/frontend/test/bin/instr_vsldoi.dis +++ /dev/null @@ -1,13 +0,0 @@ -Disassembly of section .text: - -0000000000100000 : - 100000: 10 a3 20 2c vsldoi v5,v3,v4,0 - 100004: 4e 80 00 20 blr - -0000000000100008 : - 100008: 10 a3 20 6c vsldoi v5,v3,v4,1 - 10000c: 4e 80 00 20 blr - -0000000000100010 : - 100010: 10 a3 23 ec vsldoi v5,v3,v4,15 - 100014: 4e 80 00 20 blr diff --git a/src/xenia/cpu/frontend/test/bin/instr_vsldoi.map b/src/xenia/cpu/frontend/test/bin/instr_vsldoi.map deleted file mode 100644 index e9c64fe09..000000000 --- a/src/xenia/cpu/frontend/test/bin/instr_vsldoi.map +++ /dev/null @@ -1,3 +0,0 @@ -0000000000000000 t test_vsldoi_1 -0000000000000008 t test_vsldoi_2 -0000000000000010 t test_vsldoi_3 diff --git a/src/xenia/cpu/frontend/test/bin/instr_vslh.bin b/src/xenia/cpu/frontend/test/bin/instr_vslh.bin deleted file mode 100644 index ea30d6291a4ab28de17d6c96e05c4460f27d340f..0000000000000000000000000000000000000000 GIT binary patch literal 0 HcmV?d00001 literal 48 ScmWegR&?=eU{DYsk_G?;`3j`~ diff --git a/src/xenia/cpu/frontend/test/bin/instr_vslh.dis b/src/xenia/cpu/frontend/test/bin/instr_vslh.dis deleted file mode 100644 index 43ac2fef5..000000000 --- a/src/xenia/cpu/frontend/test/bin/instr_vslh.dis +++ /dev/null @@ -1,25 +0,0 @@ -Disassembly of section .text: - -0000000000100000 : - 100000: 10 63 21 44 vslh v3,v3,v4 - 100004: 4e 80 00 20 blr - -0000000000100008 : - 100008: 10 63 21 44 vslh v3,v3,v4 - 10000c: 4e 80 00 20 blr - -0000000000100010 : - 100010: 10 63 21 44 vslh v3,v3,v4 - 100014: 4e 80 00 20 blr - -0000000000100018 : - 100018: 10 63 21 44 vslh v3,v3,v4 - 10001c: 4e 80 00 20 blr - -0000000000100020 : - 100020: 10 63 21 44 vslh v3,v3,v4 - 100024: 4e 80 00 20 blr - -0000000000100028 : - 100028: 10 63 21 44 vslh v3,v3,v4 - 10002c: 4e 80 00 20 blr diff --git a/src/xenia/cpu/frontend/test/bin/instr_vslh.map b/src/xenia/cpu/frontend/test/bin/instr_vslh.map deleted file mode 100644 index 7d334c1ae..000000000 --- a/src/xenia/cpu/frontend/test/bin/instr_vslh.map +++ /dev/null @@ -1,6 +0,0 @@ -0000000000000000 t test_vslh_1 -0000000000000008 t test_vslh_2 -0000000000000010 t test_vslh_3 -0000000000000018 t test_vslh_4 -0000000000000020 t test_vslh_5 -0000000000000028 t test_vslh_6 diff --git a/src/xenia/cpu/frontend/test/bin/instr_vslw.bin b/src/xenia/cpu/frontend/test/bin/instr_vslw.bin deleted file mode 100644 index fc509af2ba866b05dce70e9168e310401165f850..0000000000000000000000000000000000000000 GIT binary patch literal 0 HcmV?d00001 literal 48 ScmWegR&4QWU{DYsk_G@Pc?=~0 diff --git a/src/xenia/cpu/frontend/test/bin/instr_vslw.dis b/src/xenia/cpu/frontend/test/bin/instr_vslw.dis deleted file mode 100644 index 1146f21b9..000000000 --- a/src/xenia/cpu/frontend/test/bin/instr_vslw.dis +++ /dev/null @@ -1,25 +0,0 @@ -Disassembly of section .text: - -0000000000100000 : - 100000: 10 63 21 84 vslw v3,v3,v4 - 100004: 4e 80 00 20 blr - -0000000000100008 : - 100008: 10 63 21 84 vslw v3,v3,v4 - 10000c: 4e 80 00 20 blr - -0000000000100010 : - 100010: 10 63 21 84 vslw v3,v3,v4 - 100014: 4e 80 00 20 blr - -0000000000100018 : - 100018: 10 63 21 84 vslw v3,v3,v4 - 10001c: 4e 80 00 20 blr - -0000000000100020 : - 100020: 10 63 21 84 vslw v3,v3,v4 - 100024: 4e 80 00 20 blr - -0000000000100028 : - 100028: 10 63 21 84 vslw v3,v3,v4 - 10002c: 4e 80 00 20 blr diff --git a/src/xenia/cpu/frontend/test/bin/instr_vslw.map b/src/xenia/cpu/frontend/test/bin/instr_vslw.map deleted file mode 100644 index 39c2633d5..000000000 --- a/src/xenia/cpu/frontend/test/bin/instr_vslw.map +++ /dev/null @@ -1,6 +0,0 @@ -0000000000000000 t test_vslw_1 -0000000000000008 t test_vslw_2 -0000000000000010 t test_vslw_3 -0000000000000018 t test_vslw_4 -0000000000000020 t test_vslw_5 -0000000000000028 t test_vslw_6 diff --git a/src/xenia/cpu/frontend/test/bin/instr_vspltb.bin b/src/xenia/cpu/frontend/test/bin/instr_vspltb.bin deleted file mode 100644 index 2fa47981df55d2e4da7491cd9c84a2e19bc138e8..0000000000000000000000000000000000000000 GIT binary patch literal 0 HcmV?d00001 literal 24 VcmWegP~!1xU{DZ9gwpvC8UQ-51hoJF diff --git a/src/xenia/cpu/frontend/test/bin/instr_vspltb.dis b/src/xenia/cpu/frontend/test/bin/instr_vspltb.dis deleted file mode 100644 index e3740c99b..000000000 --- a/src/xenia/cpu/frontend/test/bin/instr_vspltb.dis +++ /dev/null @@ -1,13 +0,0 @@ -Disassembly of section .text: - -0000000000100000 : - 100000: 10 60 22 0c vspltb v3,v4,0 - 100004: 4e 80 00 20 blr - -0000000000100008 : - 100008: 10 61 22 0c vspltb v3,v4,1 - 10000c: 4e 80 00 20 blr - -0000000000100010 : - 100010: 10 6f 22 0c vspltb v3,v4,15 - 100014: 4e 80 00 20 blr diff --git a/src/xenia/cpu/frontend/test/bin/instr_vspltb.map b/src/xenia/cpu/frontend/test/bin/instr_vspltb.map deleted file mode 100644 index 1c99d3732..000000000 --- a/src/xenia/cpu/frontend/test/bin/instr_vspltb.map +++ /dev/null @@ -1,3 +0,0 @@ -0000000000000000 t test_vspltb_1 -0000000000000008 t test_vspltb_2 -0000000000000010 t test_vspltb_3 diff --git a/src/xenia/cpu/frontend/test/bin/instr_vsplth.bin b/src/xenia/cpu/frontend/test/bin/instr_vsplth.bin deleted file mode 100644 index 81692954ace3a3c839d954c01eed2d7d915ba3f0..0000000000000000000000000000000000000000 GIT binary patch literal 0 HcmV?d00001 literal 24 VcmWegQ1bC>U{DZ9gwp8{8URE%1#JKT diff --git a/src/xenia/cpu/frontend/test/bin/instr_vsplth.dis b/src/xenia/cpu/frontend/test/bin/instr_vsplth.dis deleted file mode 100644 index 599e3d7a4..000000000 --- a/src/xenia/cpu/frontend/test/bin/instr_vsplth.dis +++ /dev/null @@ -1,13 +0,0 @@ -Disassembly of section .text: - -0000000000100000 : - 100000: 10 60 22 4c vsplth v3,v4,0 - 100004: 4e 80 00 20 blr - -0000000000100008 : - 100008: 10 61 22 4c vsplth v3,v4,1 - 10000c: 4e 80 00 20 blr - -0000000000100010 : - 100010: 10 67 22 4c vsplth v3,v4,7 - 100014: 4e 80 00 20 blr diff --git a/src/xenia/cpu/frontend/test/bin/instr_vsplth.map b/src/xenia/cpu/frontend/test/bin/instr_vsplth.map deleted file mode 100644 index 68f48827f..000000000 --- a/src/xenia/cpu/frontend/test/bin/instr_vsplth.map +++ /dev/null @@ -1,3 +0,0 @@ -0000000000000000 t test_vsplth_1 -0000000000000008 t test_vsplth_2 -0000000000000010 t test_vsplth_3 diff --git a/src/xenia/cpu/frontend/test/bin/instr_vspltisb.bin b/src/xenia/cpu/frontend/test/bin/instr_vspltisb.bin deleted file mode 100644 index 4d17de5ace9205911afb7dcc505f3769ec063f5a..0000000000000000000000000000000000000000 GIT binary patch literal 0 HcmV?d00001 literal 32 YcmWegVCL~_U{DZ9gwpj;x(-4E0AOMT^8f$< diff --git a/src/xenia/cpu/frontend/test/bin/instr_vspltisb.dis b/src/xenia/cpu/frontend/test/bin/instr_vspltisb.dis deleted file mode 100644 index e0ffd01f6..000000000 --- a/src/xenia/cpu/frontend/test/bin/instr_vspltisb.dis +++ /dev/null @@ -1,17 +0,0 @@ -Disassembly of section .text: - -0000000000100000 : - 100000: 10 60 03 0c vspltisb v3,0 - 100004: 4e 80 00 20 blr - -0000000000100008 : - 100008: 10 61 03 0c vspltisb v3,1 - 10000c: 4e 80 00 20 blr - -0000000000100010 : - 100010: 10 7f 03 0c vspltisb v3,-1 - 100014: 4e 80 00 20 blr - -0000000000100018 : - 100018: 10 7e 03 0c vspltisb v3,-2 - 10001c: 4e 80 00 20 blr diff --git a/src/xenia/cpu/frontend/test/bin/instr_vspltisb.map b/src/xenia/cpu/frontend/test/bin/instr_vspltisb.map deleted file mode 100644 index 93d21b9ed..000000000 --- a/src/xenia/cpu/frontend/test/bin/instr_vspltisb.map +++ /dev/null @@ -1,4 +0,0 @@ -0000000000000000 t test_vspltisb_1 -0000000000000008 t test_vspltisb_2 -0000000000000010 t test_vspltisb_3 -0000000000000018 t test_vspltisb_4 diff --git a/src/xenia/cpu/frontend/test/bin/instr_vspltish.bin b/src/xenia/cpu/frontend/test/bin/instr_vspltish.bin deleted file mode 100644 index f2db822f79879a3e2375d440fc05587bd509fbbe..0000000000000000000000000000000000000000 GIT binary patch literal 0 HcmV?d00001 literal 32 YcmWegVD|BAU{DZ9gwpj;x(-4E0C8dl^8f$< diff --git a/src/xenia/cpu/frontend/test/bin/instr_vspltish.dis b/src/xenia/cpu/frontend/test/bin/instr_vspltish.dis deleted file mode 100644 index 651a55a55..000000000 --- a/src/xenia/cpu/frontend/test/bin/instr_vspltish.dis +++ /dev/null @@ -1,17 +0,0 @@ -Disassembly of section .text: - -0000000000100000 : - 100000: 10 60 03 4c vspltish v3,0 - 100004: 4e 80 00 20 blr - -0000000000100008 : - 100008: 10 61 03 4c vspltish v3,1 - 10000c: 4e 80 00 20 blr - -0000000000100010 : - 100010: 10 7f 03 4c vspltish v3,-1 - 100014: 4e 80 00 20 blr - -0000000000100018 : - 100018: 10 7e 03 4c vspltish v3,-2 - 10001c: 4e 80 00 20 blr diff --git a/src/xenia/cpu/frontend/test/bin/instr_vspltish.map b/src/xenia/cpu/frontend/test/bin/instr_vspltish.map deleted file mode 100644 index 9eb8c3160..000000000 --- a/src/xenia/cpu/frontend/test/bin/instr_vspltish.map +++ /dev/null @@ -1,4 +0,0 @@ -0000000000000000 t test_vspltish_1 -0000000000000008 t test_vspltish_2 -0000000000000010 t test_vspltish_3 -0000000000000018 t test_vspltish_4 diff --git a/src/xenia/cpu/frontend/test/bin/instr_vspltisw.bin b/src/xenia/cpu/frontend/test/bin/instr_vspltisw.bin deleted file mode 100644 index 687d74ce1ebadc750b3c65383b2fc7b12e89c50f..0000000000000000000000000000000000000000 GIT binary patch literal 0 HcmV?d00001 literal 32 YcmWegVD9m2U{DZ9gwpj;x(-4E0D@u%^8f$< diff --git a/src/xenia/cpu/frontend/test/bin/instr_vspltisw.dis b/src/xenia/cpu/frontend/test/bin/instr_vspltisw.dis deleted file mode 100644 index ea305f04e..000000000 --- a/src/xenia/cpu/frontend/test/bin/instr_vspltisw.dis +++ /dev/null @@ -1,17 +0,0 @@ -Disassembly of section .text: - -0000000000100000 : - 100000: 10 60 03 8c vspltisw v3,0 - 100004: 4e 80 00 20 blr - -0000000000100008 : - 100008: 10 61 03 8c vspltisw v3,1 - 10000c: 4e 80 00 20 blr - -0000000000100010 : - 100010: 10 7f 03 8c vspltisw v3,-1 - 100014: 4e 80 00 20 blr - -0000000000100018 : - 100018: 10 7e 03 8c vspltisw v3,-2 - 10001c: 4e 80 00 20 blr diff --git a/src/xenia/cpu/frontend/test/bin/instr_vspltisw.map b/src/xenia/cpu/frontend/test/bin/instr_vspltisw.map deleted file mode 100644 index 46346e99c..000000000 --- a/src/xenia/cpu/frontend/test/bin/instr_vspltisw.map +++ /dev/null @@ -1,4 +0,0 @@ -0000000000000000 t test_vspltisw_1 -0000000000000008 t test_vspltisw_2 -0000000000000010 t test_vspltisw_3 -0000000000000018 t test_vspltisw_4 diff --git a/src/xenia/cpu/frontend/test/bin/instr_vspltw.bin b/src/xenia/cpu/frontend/test/bin/instr_vspltw.bin deleted file mode 100644 index d100e823d2fbf74c9cd33d7a8d55b20adc3c6819..0000000000000000000000000000000000000000 GIT binary patch literal 0 HcmV?d00001 literal 24 VcmWegQ0nn(U{DZ9gwn|n8URh)1}Ojl diff --git a/src/xenia/cpu/frontend/test/bin/instr_vspltw.dis b/src/xenia/cpu/frontend/test/bin/instr_vspltw.dis deleted file mode 100644 index 273f09249..000000000 --- a/src/xenia/cpu/frontend/test/bin/instr_vspltw.dis +++ /dev/null @@ -1,13 +0,0 @@ -Disassembly of section .text: - -0000000000100000 : - 100000: 10 60 22 8c vspltw v3,v4,0 - 100004: 4e 80 00 20 blr - -0000000000100008 : - 100008: 10 61 22 8c vspltw v3,v4,1 - 10000c: 4e 80 00 20 blr - -0000000000100010 : - 100010: 10 63 22 8c vspltw v3,v4,3 - 100014: 4e 80 00 20 blr diff --git a/src/xenia/cpu/frontend/test/bin/instr_vspltw.map b/src/xenia/cpu/frontend/test/bin/instr_vspltw.map deleted file mode 100644 index 5fd932869..000000000 --- a/src/xenia/cpu/frontend/test/bin/instr_vspltw.map +++ /dev/null @@ -1,3 +0,0 @@ -0000000000000000 t test_vspltw_1 -0000000000000008 t test_vspltw_2 -0000000000000010 t test_vspltw_3 diff --git a/src/xenia/cpu/frontend/test/bin/instr_vsubshs.bin b/src/xenia/cpu/frontend/test/bin/instr_vsubshs.bin deleted file mode 100644 index 87035a37fe743daca1bf224bd8e0501903cb6a67..0000000000000000000000000000000000000000 GIT binary patch literal 0 HcmV?d00001 literal 8 PcmWegR(J4gU{C-62tNVI diff --git a/src/xenia/cpu/frontend/test/bin/instr_vsubshs.dis b/src/xenia/cpu/frontend/test/bin/instr_vsubshs.dis deleted file mode 100644 index df7f37931..000000000 --- a/src/xenia/cpu/frontend/test/bin/instr_vsubshs.dis +++ /dev/null @@ -1,5 +0,0 @@ -Disassembly of section .text: - -0000000000100000 : - 100000: 10 63 27 40 .long 0x10632740 - 100004: 4e 80 00 20 blr diff --git a/src/xenia/cpu/frontend/test/bin/instr_vsubshs.map b/src/xenia/cpu/frontend/test/bin/instr_vsubshs.map deleted file mode 100644 index 44c86bc4c..000000000 --- a/src/xenia/cpu/frontend/test/bin/instr_vsubshs.map +++ /dev/null @@ -1 +0,0 @@ -0000000000000000 t test_vsubshs_1 diff --git a/src/xenia/cpu/frontend/test/bin/instr_vsubuhm.bin b/src/xenia/cpu/frontend/test/bin/instr_vsubuhm.bin deleted file mode 100644 index 74071d6837bbef33dc876ed230bd7693ef1c7c30..0000000000000000000000000000000000000000 GIT binary patch literal 0 HcmV?d00001 literal 8 PcmWegR&nraU{C-62rU7| diff --git a/src/xenia/cpu/frontend/test/bin/instr_vsubuhm.dis b/src/xenia/cpu/frontend/test/bin/instr_vsubuhm.dis deleted file mode 100644 index 6542d1841..000000000 --- a/src/xenia/cpu/frontend/test/bin/instr_vsubuhm.dis +++ /dev/null @@ -1,5 +0,0 @@ -Disassembly of section .text: - -0000000000100000 : - 100000: 10 63 24 40 vsubuhm v3,v3,v4 - 100004: 4e 80 00 20 blr diff --git a/src/xenia/cpu/frontend/test/bin/instr_vsubuhm.map b/src/xenia/cpu/frontend/test/bin/instr_vsubuhm.map deleted file mode 100644 index 0eeae2b33..000000000 --- a/src/xenia/cpu/frontend/test/bin/instr_vsubuhm.map +++ /dev/null @@ -1 +0,0 @@ -0000000000000000 t test_vsubuhm_1 diff --git a/src/xenia/cpu/frontend/test/bin/instr_vupkd3d128.bin b/src/xenia/cpu/frontend/test/bin/instr_vupkd3d128.bin deleted file mode 100644 index a87c63968f6e75c74e0b664f974a301c72f271d3..0000000000000000000000000000000000000000 GIT binary patch literal 0 HcmV?d00001 literal 48 Ycmb10kpJMi_@% diff --git a/src/xenia/cpu/frontend/test/bin/instr_vupkd3d128.dis b/src/xenia/cpu/frontend/test/bin/instr_vupkd3d128.dis deleted file mode 100644 index 2777f4592..000000000 --- a/src/xenia/cpu/frontend/test/bin/instr_vupkd3d128.dis +++ /dev/null @@ -1,25 +0,0 @@ -Disassembly of section .text: - -0000000000100000 : - 100000: 18 60 1f f0 vupkd3d128 v3,v3,0 - 100004: 4e 80 00 20 blr - -0000000000100008 : - 100008: 18 64 1f f0 vupkd3d128 v3,v3,4 - 10000c: 4e 80 00 20 blr - -0000000000100010 : - 100010: 18 64 1f f0 vupkd3d128 v3,v3,4 - 100014: 4e 80 00 20 blr - -0000000000100018 : - 100018: 18 64 1f f0 vupkd3d128 v3,v3,4 - 10001c: 4e 80 00 20 blr - -0000000000100020 : - 100020: 18 6c 1f f0 vupkd3d128 v3,v3,12 - 100024: 4e 80 00 20 blr - -0000000000100028 : - 100028: 18 74 1f f0 vupkd3d128 v3,v3,20 - 10002c: 4e 80 00 20 blr diff --git a/src/xenia/cpu/frontend/test/bin/instr_vupkd3d128.map b/src/xenia/cpu/frontend/test/bin/instr_vupkd3d128.map deleted file mode 100644 index 1e52624e8..000000000 --- a/src/xenia/cpu/frontend/test/bin/instr_vupkd3d128.map +++ /dev/null @@ -1,6 +0,0 @@ -0000000000000000 t test_vupkd3d128_d3dcolor -0000000000000008 t test_vupkd3d128_short2_0 -0000000000000010 t test_vupkd3d128_short2_1 -0000000000000018 t test_vupkd3d128_short2_2 -0000000000000020 t test_vupkd3d128_float16_2_0 -0000000000000028 t test_vupkd3d128_float16_4_0 diff --git a/src/xenia/cpu/frontend/test/bin/instr_vupkhsh.bin b/src/xenia/cpu/frontend/test/bin/instr_vupkhsh.bin deleted file mode 100644 index b3873f9d0f6679b741f8c431190901316ccbe640..0000000000000000000000000000000000000000 GIT binary patch literal 0 HcmV?d00001 literal 16 RcmWegkn;0uU{DZ%(f}TG1C0Ox diff --git a/src/xenia/cpu/frontend/test/bin/instr_vupkhsh.dis b/src/xenia/cpu/frontend/test/bin/instr_vupkhsh.dis deleted file mode 100644 index 8e9d75728..000000000 --- a/src/xenia/cpu/frontend/test/bin/instr_vupkhsh.dis +++ /dev/null @@ -1,9 +0,0 @@ -Disassembly of section .text: - -0000000000100000 : - 100000: 10 60 1a 4e vupkhsh v3,v3 - 100004: 4e 80 00 20 blr - -0000000000100008 : - 100008: 10 60 1a 4e vupkhsh v3,v3 - 10000c: 4e 80 00 20 blr diff --git a/src/xenia/cpu/frontend/test/bin/instr_vupkhsh.map b/src/xenia/cpu/frontend/test/bin/instr_vupkhsh.map deleted file mode 100644 index 07205feca..000000000 --- a/src/xenia/cpu/frontend/test/bin/instr_vupkhsh.map +++ /dev/null @@ -1,2 +0,0 @@ -0000000000000000 t test_vupkhsh_0 -0000000000000008 t test_vupkhsh_1 diff --git a/src/xenia/cpu/frontend/test/bin/instr_vupklsh.bin b/src/xenia/cpu/frontend/test/bin/instr_vupklsh.bin deleted file mode 100644 index 342b2dad6a80c8a0c1367f09743a5318939a9ee2..0000000000000000000000000000000000000000 GIT binary patch literal 0 HcmV?d00001 literal 16 RcmWegkUHnrz@Q)ir2!{&1dRXy diff --git a/src/xenia/cpu/frontend/test/bin/instr_vupklsh.dis b/src/xenia/cpu/frontend/test/bin/instr_vupklsh.dis deleted file mode 100644 index 3a7c6f52c..000000000 --- a/src/xenia/cpu/frontend/test/bin/instr_vupklsh.dis +++ /dev/null @@ -1,9 +0,0 @@ -Disassembly of section .text: - -0000000000100000 : - 100000: 10 60 1a ce vupklsh v3,v3 - 100004: 4e 80 00 20 blr - -0000000000100008 : - 100008: 10 60 1a ce vupklsh v3,v3 - 10000c: 4e 80 00 20 blr diff --git a/src/xenia/cpu/frontend/test/bin/instr_vupklsh.map b/src/xenia/cpu/frontend/test/bin/instr_vupklsh.map deleted file mode 100644 index fc4c3985c..000000000 --- a/src/xenia/cpu/frontend/test/bin/instr_vupklsh.map +++ /dev/null @@ -1,2 +0,0 @@ -0000000000000000 t test_vupklsh_0 -0000000000000008 t test_vupklsh_1 diff --git a/xb.bat b/xb.bat index ba40cd9c8..8e5060799 100644 --- a/xb.bat +++ b/xb.bat @@ -278,7 +278,7 @@ SET TEST_SRC=src/xenia/cpu/frontend/test SET TEST_SRC_WIN=src\xenia\cpu\frontend\test SET TEST_BIN=%TEST_SRC%/bin SET TEST_BIN_WIN=%TEST_SRC_WIN%\bin -IF NOT EXIST %TEST_BIN% (mkdir %TEST_BIN%) +IF NOT EXIST %TEST_BIN_WIN% (mkdir %TEST_BIN_WIN%) SET ANY_ERRORS=0 PUSHD %TEST_SRC_WIN%