e2f632f8fa
[D3D12] Use udiv by constant tile size + minor transfer cleanup
...
Drivers compile that to a multiplication and a shift anyway.
2022-06-20 22:39:30 +03:00
0dc480721f
[Vulkan] Render target resolving
2022-06-20 22:29:07 +03:00
c6ec6d8239
[Vulkan] Use UDiv/UMod by constant tile size + minor transfer cleanup
...
Drivers compile that to a multiplication and a shift anyway.
2022-06-20 22:24:07 +03:00
a4ff64c465
Merge branch 'master' of https://github.com/xenia-project/xenia into canary_experimental
2022-06-20 21:07:32 +02:00
61c4c49d76
Merge branch 'master' into vulkan
2022-06-20 12:34:41 +03:00
207e11c8d2
[GPU] Separate range arguments for fixed16 RG and RGBA in GetResolveInfo
...
On Vulkan, when snorm16 in unsupported, these formats may be emulated as float16, which natively can represent a wide range of numbers including -32 to 32 with blending. However, R16G16_SNORM and R16G16B16A16_SNORM are two separate formats, which may have different support on the device.
2022-06-20 12:29:45 +03:00
3b4845511d
[Vulkan] Don't require an explicit uint64_t cast for SetDeviceObjectName
2022-06-20 12:25:52 +03:00
67ff108f53
[Vulkan] Explain why CreateShaderModule takes uint32_t* [ci skip]
2022-06-20 12:22:41 +03:00
b61953374e
[GPU] Make resolve EDRAM binding DS 0 and rename it
...
Ordering the descriptor sets by the change frequency on Vulkan, in increasing order (the opposite of D3D12 root signatures). The EDRAM binding never changes there (always one storage buffer), while the destination buffer binding may become changeable in the future (to split dispatches if exceeding `maxStorageBufferRange`, for example).
2022-06-20 12:15:52 +03:00
1200b205cf
Merge branch 'master' into vulkan
2022-06-19 17:52:28 +03:00
9b83d3d0f4
[GPU] XeSL resolve shaders + host depth store width fix
2022-06-19 17:50:21 +03:00
1e369afa3d
[Memory] Allocate system heap memory from bottom of heap last quarter
...
Aka. From 0x30000000
2022-06-17 22:23:39 +02:00
0b183a3582
Merge branch 'chris_cpu_changes' of https://github.com/Gliniak/xenia.git into canary_experimental
2022-06-17 14:04:58 +02:00
e4fd015886
Juicy optimization goodness
2022-06-17 14:03:24 +02:00
8a8ff6ae46
Reuse flag results in OPCODE_BRANCH_TRUE codegen if the preceding instruction was a comparison that already set the cpu flags
2022-06-17 11:13:49 +02:00
3675b3860a
Add constant folding for OPCODE_ROTATE_LEFT
2022-06-17 11:12:49 +02:00
3ad80810b5
Optimized CONVERT_I64_TO_F64 with neat overflow trick
...
Reduced instruction count from 11 to 8, eliminated a movq stall.
2022-06-17 11:10:48 +02:00
9dfbef8acf
Smaller ComputeMemoryAddress/Offset sequence
...
Replace a movzx after setae in both ComputeMemoryAddressOffset and ComputeMemoryAddress with a xor_ of eax prior to the cmp. This reduces the length in bytes of both sequences by 1, and should be a moderate ICache usage reduction thanks to the frequency of these sequences.
2022-06-17 11:10:27 +02:00
c0483f8bee
Merge branch 'master' of https://github.com/xenia-project/xenia into canary_experimental
2022-06-17 10:58:15 +02:00
166be463be
[XeSL] Metal Shading Language definitions
2022-06-16 21:39:16 +03:00
e8aaddf4d5
Merge remote-tracking branch 'GliniakRepo/patchingSystem' into canary_experimental
2022-06-14 17:50:25 +02:00
127bf34264
[Vulkan] Trace dump tool
2022-06-13 13:03:02 +03:00
91f43a374d
Initial support for xex patching
2022-06-12 20:10:07 +02:00
945976a31d
Added Premake Files For PatchingSystem
2022-06-12 19:58:12 +02:00
ac268afbe9
[Vulkan] Fix 1<< uint32_t constants
2022-06-12 19:45:12 +03:00
140ed51e9a
[GPU] Fix missing xenia-ui dependency in gpu > gpu-shader-compiler (needed for gmake2)
2022-06-12 19:44:24 +03:00
17c835b245
Merge branch 'master' into vulkan
2022-06-12 18:51:08 +03:00
820b7ba217
[GPU] Fix GetActiveTextureHostSwizzle return type
2022-06-12 18:50:38 +03:00
90d67ac11c
[Kernel] Return X_STATUS_END_OF_FILE for async file read when offset > file_size
2022-06-09 21:36:09 +02:00
1a22216e44
[SPIR-V] Texture fetch instructions
2022-06-09 21:42:16 +03:00
f875a8d887
Merge branch 'master' into vulkan
2022-06-09 21:35:12 +03:00
78d1eb8bf8
[GPU] TextureCache::GetActiveTextureHostSwizzle
2022-06-09 21:34:21 +03:00
d0175ddf2f
[XAM] Cut handle mask from socket handles, added support for: NetDll_getsockopt
...
Only positive values should be interpreted as valid sockets!
2022-06-08 19:59:15 +02:00
25f3e16baa
[Patcher] Fixed issue with incorrect patches endianness
2022-06-08 19:42:18 +02:00
0de0f40fb5
[XAM] Added stubs for:
...
- NetDll_XNetCreateKey
- NetDll_XNetRegisterKey
This will allow certain games to run local multiplayer
For example PDZ Deathmatch mode
2022-06-07 20:46:47 +02:00
56f72da137
[GPU] More exact PWL texture/RT gamma conversion
2022-06-07 21:26:34 +03:00
916eb1b9bd
[XAM] Scan every controller slot if provided flags contains USER_ANY flag
2022-06-07 15:52:41 +02:00
5701823ccf
Log title_name
2022-06-07 09:43:04 +02:00
5296d2e91e
Fix xenia.log file not always being created in the executable folder.
2022-06-07 09:41:52 +02:00
c7da7e1999
Merge branch 'master' of https://github.com/xenia-project/xenia into canary_experimental
2022-06-02 22:19:43 +02:00
a8cfe9bebb
[Vulkan] Unsubsample odd-sized 4:2:2 textures
2022-06-02 23:10:50 +03:00
1ce45ee150
Merge branch 'master' into vulkan
2022-06-02 22:50:14 +03:00
55a91afcc7
[D3D12] Don't decompress unaligned BC textures if supported
2022-06-02 22:48:03 +03:00
84fcd5defa
[GPU] Fix resolve destination offset and extent calculation
2022-06-02 21:47:30 +03:00
a9a072bf00
[GPU] Explain why a 32x32x4bpp linear texture takes 2 pages, not 1 [ci skip]
2022-06-01 13:00:23 +03:00
8bd244f277
[GPU] Better explanation for exact texture memory extent calculation [ci skip]
2022-06-01 12:55:16 +03:00
3169aa2ff3
Merge branch 'master' of https://github.com/xenia-project/xenia into canary_experimental
2022-06-01 08:45:21 +02:00
d1ad10b98c
[GPU] Primitive reset comment typo correction [ci skip]
2022-05-31 23:23:53 +03:00
efd7ef212a
[D3D12] 128 megatexel limit explanation based on the spec [ci skip]
2022-05-31 23:23:10 +03:00
25594c918c
[GPU] Fix tiled texture memory extent calculation
2022-05-31 23:17:33 +03:00
Triang3l