Cleaning up test names.
This commit is contained in:
parent
ba9d2f0d7c
commit
4ca24c8d3b
|
@ -1,5 +1,5 @@
|
|||
#vpkpx isn't implemented yet
|
||||
#test_vpkpx_0:
|
||||
#test_vpkpx_1:
|
||||
# #_ REGISTER_IN v3 [00101820, 01283038, 00404850, 01586068]
|
||||
# #_ REGISTER_IN v4 [01707880, 00889098, 01A0A8B0, 00B8C0C8]
|
||||
# vpkpx v5, v3, v4
|
||||
|
|
|
@ -1,4 +1,4 @@
|
|||
test_vpkshss_0:
|
||||
test_vpkshss_1:
|
||||
#_ REGISTER_IN v3 [00000001, 00020003, 00040005, 00060007]
|
||||
#_ REGISTER_IN v4 [00080009, 000A000B, 000C000D, 000E000F]
|
||||
vpkshss v5, v3, v4
|
||||
|
@ -7,7 +7,7 @@ test_vpkshss_0:
|
|||
#_ REGISTER_OUT v4 [00080009, 000A000B, 000C000D, 000E000F]
|
||||
#_ REGISTER_OUT v5 [00010203, 04050607, 08090A0B, 0C0D0E0F]
|
||||
|
||||
test_vpkshss_1:
|
||||
test_vpkshss_2:
|
||||
#_ REGISTER_IN v3 [7FFF8000, 00020003, 00040005, 00060007]
|
||||
#_ REGISTER_IN v4 [7FFF8000, 000A000B, 000C000D, 000E000F]
|
||||
vpkshss v5, v3, v4
|
||||
|
@ -16,7 +16,7 @@ test_vpkshss_1:
|
|||
#_ REGISTER_OUT v4 [7FFF8000, 000A000B, 000C000D, 000E000F]
|
||||
#_ REGISTER_OUT v5 [7F800203, 04050607, 7F800A0B, 0C0D0E0F]
|
||||
|
||||
test_vpkshss_2:
|
||||
test_vpkshss_3:
|
||||
# {-1, -128, 0, 127, -2, -129, 1, 128}
|
||||
#_ REGISTER_IN v3 [FFFFFF80, 0000007F, FFFEFF7F, 00010080]
|
||||
# {-3, -130, 2, 129, -4, -131, 3, 130}
|
||||
|
|
|
@ -1,4 +1,4 @@
|
|||
test_vpkshus_0:
|
||||
test_vpkshus_1:
|
||||
# {-1, -128, 0, 127, -2, -129, 1, 128}
|
||||
#_ REGISTER_IN v3 [FFFFFF80, 0000007F, FFFEFF7F, 00010080]
|
||||
# {-3, -130, 2, 129, -4, -131, 3, 130}
|
||||
|
|
|
@ -1,4 +1,4 @@
|
|||
test_vpkswss_0:
|
||||
test_vpkswss_1:
|
||||
#_ REGISTER_IN v3 [00000001, 00000002, 00000003, 00000004]
|
||||
#_ REGISTER_IN v4 [00000005, 00000006, 00000007, 00000008]
|
||||
vpkswss v5, v3, v4
|
||||
|
@ -7,7 +7,7 @@ test_vpkswss_0:
|
|||
#_ REGISTER_OUT v4 [00000005, 00000006, 00000007, 00000008]
|
||||
#_ REGISTER_OUT v5 [00010002, 00030004, 00050006, 00070008]
|
||||
|
||||
test_vpkswss_1:
|
||||
test_vpkswss_2:
|
||||
#_ REGISTER_IN v3 [7FFFFFFF, 80000000, 00000000, 00000004]
|
||||
#_ REGISTER_IN v4 [7FFFFFFF, 80000000, 00000000, 00000008]
|
||||
vpkswss v5, v3, v4
|
||||
|
@ -16,7 +16,7 @@ test_vpkswss_1:
|
|||
#_ REGISTER_OUT v4 [7FFFFFFF, 80000000, 00000000, 00000008]
|
||||
#_ REGISTER_OUT v5 [7FFF8000, 00000004, 7FFF8000, 00000008]
|
||||
|
||||
test_vpkswss_2:
|
||||
test_vpkswss_3:
|
||||
# {-1, -32768, 0, 32767}
|
||||
#_ REGISTER_IN v3 [FFFFFFFF, FFFF8000, 00000000, 00007FFF]
|
||||
# {-2, -32769, 1, 32768}
|
||||
|
|
|
@ -1,4 +1,4 @@
|
|||
test_vpkswus_0:
|
||||
test_vpkswus_1:
|
||||
# {-1, -32768, 0, 32767}
|
||||
#_ REGISTER_IN v3 [FFFFFFFF, FFFF8000, 00000000, 00007FFF]
|
||||
# {-2, -32769, 1, 32768}
|
||||
|
|
|
@ -1,5 +1,5 @@
|
|||
#vpkuhum isn't implemented yet
|
||||
#test_vpkuhum_0:
|
||||
#test_vpkuhum_1:
|
||||
# # {0, 1, 2, 3, 4, 5, 6, 7}
|
||||
# #_ REGISTER_IN v3 [00000001, 00020003, 00040005, 00060007]
|
||||
# # {8, 9, 10, 11, 12, 13, 14, 15}
|
||||
|
@ -12,7 +12,7 @@
|
|||
# #_ REGISTER_OUT v5 [00010203, 04050607, 08090A0B, 0C0D0E0F]
|
||||
# blr
|
||||
|
||||
#test_vpkuhum_1:
|
||||
#test_vpkuhum_2:
|
||||
# # {-8, -7, -6, -5, -4, -3, -2, -1}
|
||||
# #_ REGISTER_IN v3 [FFF8FFF9, FFFAFFFB, FFFCFFFD, FFFEFFFF]
|
||||
# # {0, 1, 2, 3, 4, 5, 6, 7}
|
||||
|
@ -25,7 +25,7 @@
|
|||
# #_ REGISTER_OUT v5 [F8F9FAFB, FCFDFEFF, 00010203, 04050607]
|
||||
# blr
|
||||
|
||||
#test_vpkuhum_2:
|
||||
#test_vpkuhum_3:
|
||||
# # {0, 65535, 65535, 0, 0, 0, 65535, 0}
|
||||
# #_ REGISTER_IN v3 [0000FFFF, FFFF0000, 00000000, FFFF0000]
|
||||
# # {65535, 0, 0, 65535, 65535, 65535, 0, 65535}
|
||||
|
|
|
@ -1,4 +1,4 @@
|
|||
test_vpkuhus_0:
|
||||
test_vpkuhus_1:
|
||||
# {0, 256, 1, 257, 2, 258, 3, 259}
|
||||
#_ REGISTER_IN v3 [00000100, 00010101, 00020102, 00030103]
|
||||
# {4, 260, 5, 261, 6, 262, 7, 263}
|
||||
|
|
|
@ -1,5 +1,5 @@
|
|||
#vpkuwum isn't implemented yet
|
||||
#test_vpkuwum_0:
|
||||
#test_vpkuwum_1:
|
||||
# # {0, 1, 2, 3}
|
||||
# #_ REGISTER_IN v3 [00000000, 00000001, 00000002, 00000003]
|
||||
# # {4, 5, 6, 7}
|
||||
|
@ -11,7 +11,7 @@
|
|||
# # {0, 1, 2, 3, 4, 5, 6, 7}
|
||||
# #_ REGISTER_OUT v5 [00000001, 00020003, 00040005, 00060007]
|
||||
|
||||
#test_vpkuwum_1:
|
||||
#test_vpkuwum_2:
|
||||
# # {-4, -3, -2, -1}
|
||||
# #_ REGISTER_IN v3 [FFFFFFFC, FFFFFFFD, FFFFFFFE, FFFFFFFF]
|
||||
# # {0, 1, 2, 3}
|
||||
|
@ -23,7 +23,7 @@
|
|||
# # {-4, -3, -2, -1, 0, 1, 2, 3}
|
||||
# #_ REGISTER_OUT v5 [FFFCFFFD, FFFEFFFF, 00000001, 00020003]
|
||||
|
||||
#test_vpkuwum_2:
|
||||
#test_vpkuwum_3:
|
||||
# # {0, 4294967295, 4294967295, 4294967295}
|
||||
# #_ REGISTER_IN v3 [00000000, FFFFFFFF, FFFFFFFF, FFFFFFFF]
|
||||
# # {4294967295, 0, 0, 0}
|
||||
|
|
|
@ -1,4 +1,4 @@
|
|||
test_vpkuwus_0:
|
||||
test_vpkuwus_1:
|
||||
# {0, 65536, 1, 65537}
|
||||
#_ REGISTER_IN v3 [00000000, 00010000, 00000001, 00010001]
|
||||
# {2, 65538, 3, 65539}
|
||||
|
|
|
@ -1,4 +1,4 @@
|
|||
test_vupkhsb_0:
|
||||
test_vupkhsb_1:
|
||||
# {-8, -7, -6, -5, -4, -3, -2, -1, 0, 1, 2, 3, 4, 5, 6, 7}
|
||||
#_ REGISTER_IN v3 [F8F9FAFB, FCFDFEFF, 00010203, 04050607]
|
||||
vupkhsb v3, v3
|
||||
|
@ -6,7 +6,7 @@ test_vupkhsb_0:
|
|||
# {-8, -7, -6, -5, -4, -3, -2, -1}
|
||||
#_ REGISTER_OUT v3 [FFF8FFF9, FFFAFFFB, FFFCFFFD, FFFEFFFF]
|
||||
|
||||
test_vupkhsb_1:
|
||||
test_vupkhsb_2:
|
||||
# {0, 255, 255, 0, 0, 0, 255, 0, 255, 0, 0, 255, 255, 255, 0, 255}
|
||||
#_ REGISTER_IN v3 [00FFFF00, 0000FF00, FF0000FF, FFFF00FF]
|
||||
vupkhsb v3, v3
|
||||
|
|
|
@ -1,16 +1,16 @@
|
|||
test_vupkhsh_0:
|
||||
test_vupkhsh_1:
|
||||
#_ REGISTER_IN v3 [00010203, 04050607, 08090A0B, 0C0D0E0F]
|
||||
vupkhsh v3, v3
|
||||
blr
|
||||
#_ REGISTER_OUT v3 [00000001, 00000203, 00000405, 00000607]
|
||||
|
||||
test_vupkhsh_1:
|
||||
test_vupkhsh_2:
|
||||
#_ REGISTER_IN v3 [7F800203, 04050607, 7F800A0B, 0C0D0E0F]
|
||||
vupkhsh v3, v3
|
||||
blr
|
||||
#_ REGISTER_OUT v3 [00007f80, 00000203, 00000405, 00000607]
|
||||
|
||||
test_vupkhsh_2:
|
||||
test_vupkhsh_3:
|
||||
# {0, 65535, 65535, 0, 0, 0, 65535, 0}
|
||||
#_ REGISTER_IN v3 [0000FFFF, FFFF0000, 00000000, FFFF0000]
|
||||
vupkhsh v3, v3
|
||||
|
@ -18,7 +18,7 @@ test_vupkhsh_2:
|
|||
# {0, 4294967295, 4294967295, 0}
|
||||
#_ REGISTER_OUT v3 [00000000, FFFFFFFF, FFFFFFFF, 00000000]
|
||||
|
||||
test_vupkhsh_3:
|
||||
test_vupkhsh_4:
|
||||
# {-4, -3, -2, -1, 0, 1, 2, 3}
|
||||
#_ REGISTER_IN v3 [FFFCFFFD, FFFEFFFF, 00000001, 00020003]
|
||||
vupkhsh v3, v3
|
||||
|
|
|
@ -1,4 +1,4 @@
|
|||
test_vupklsb_0:
|
||||
test_vupklsb_1:
|
||||
# {-8, -7, -6, -5, -4, -3, -2, -1, 0, 1, 2, 3, 4, 5, 6, 7}
|
||||
#_ REGISTER_IN v3 [F8F9FAFB, FCFDFEFF, 00010203, 04050607]
|
||||
vupklsb v3, v3
|
||||
|
@ -6,7 +6,7 @@ test_vupklsb_0:
|
|||
# {0, 1, 2, 3, 4, 5, 6, 7}
|
||||
#_ REGISTER_OUT v3 [00000001, 00020003, 00040005, 00060007]
|
||||
|
||||
test_vupklsb_1:
|
||||
test_vupklsb_2:
|
||||
# {0, 255, 255, 0, 0, 0, 255, 0, 255, 0, 0, 255, 255, 255, 0, 255}
|
||||
#_ REGISTER_IN v3 [00FFFF00, 0000FF00, FF0000FF, FFFF00FF]
|
||||
vupklsb v3, v3
|
||||
|
|
|
@ -1,16 +1,16 @@
|
|||
test_vupklsh_0:
|
||||
test_vupklsh_1:
|
||||
#_ REGISTER_IN v3 [00010203, 04050607, 08090A0B, 0C0D0E0F]
|
||||
vupklsh v3, v3
|
||||
blr
|
||||
#_ REGISTER_OUT v3 [00000809, 00000a0b, 00000c0d, 00000e0f]
|
||||
|
||||
test_vupklsh_1:
|
||||
test_vupklsh_2:
|
||||
#_ REGISTER_IN v3 [7F800203, 04050607, 7F800A0B, 0C0D0E0F]
|
||||
vupklsh v3, v3
|
||||
blr
|
||||
#_ REGISTER_OUT v3 [00007f80, 00000a0b, 00000c0d, 00000e0f]
|
||||
|
||||
test_vupklsh_2:
|
||||
test_vupklsh_3:
|
||||
# {-4, -3, -2, -1, 0, 1, 2, 3}
|
||||
#_ REGISTER_IN v3 [FFFCFFFD, FFFEFFFF, 00000001, 00020003]
|
||||
vupklsh v3, v3
|
||||
|
@ -18,7 +18,7 @@ test_vupklsh_2:
|
|||
# {-4, -3, -2, -1}
|
||||
#_ REGISTER_OUT v3 [00000000, 00000001, 00000002, 00000003]
|
||||
|
||||
test_vupklsh_3:
|
||||
test_vupklsh_4:
|
||||
# {0, 65535, 65535, 0, 0, 0, 65535, 0}
|
||||
#_ REGISTER_IN v3 [0000FFFF, FFFF0000, 00000000, FFFF0000]
|
||||
vupklsh v3, v3
|
||||
|
|
Loading…
Reference in New Issue