.. |
mmvec
|
Hexagon HVX (target/hexagon) import instruction encodings
|
2021-11-03 16:01:36 -05:00 |
allext.idef
|
Hexagon HVX (target/hexagon) import semantics
|
2021-11-03 16:01:36 -05:00 |
allext_macros.def
|
Hexagon HVX (target/hexagon) import macro definitions
|
2021-11-03 16:01:28 -05:00 |
allextenc.def
|
Hexagon HVX (target/hexagon) import instruction encodings
|
2021-11-03 16:01:36 -05:00 |
allidefs.def
|
Hexagon HVX (target/hexagon) import semantics
|
2021-11-03 16:01:36 -05:00 |
alu.idef
|
Hexagon (target/hexagon) add A4_addp_c/A4_subp_c
|
2021-05-01 08:31:43 -07:00 |
branch.idef
|
Hexagon (target/hexagon/imported) arch import
|
2021-02-18 07:48:22 -08:00 |
compare.idef
|
Hexagon (target/hexagon) cleanup ternary operators in semantics
|
2021-05-01 08:31:43 -07:00 |
encode.def
|
Hexagon HVX (target/hexagon) import instruction encodings
|
2021-11-03 16:01:36 -05:00 |
encode_pp.def
|
Hexagon (target/hexagon) fix l2fetch instructions
|
2021-06-29 11:32:50 -05:00 |
encode_subinsn.def
|
Hexagon (target/hexagon/imported) arch import
|
2021-02-18 07:48:22 -08:00 |
float.idef
|
Hexagon (target/hexagon) add F2_sfinvsqrta
|
2021-05-01 08:31:43 -07:00 |
iclass.def
|
Hexagon (target/hexagon) instruction classes
|
2021-02-18 07:48:22 -08:00 |
ldst.idef
|
Hexagon (target/hexagon) load into shifted register instructions
|
2021-05-01 16:06:11 -07:00 |
macros.def
|
Hexagon HVX (target/hexagon) import macro definitions
|
2021-11-03 16:01:28 -05:00 |
mpy.idef
|
Hexagon (target/hexagon/imported) arch import
|
2021-02-18 07:48:22 -08:00 |
shift.idef
|
Hexagon (target/hexagon) CABAC decode bin
|
2021-05-01 16:06:11 -07:00 |
subinsns.idef
|
Hexagon (target/hexagon/imported) arch import
|
2021-02-18 07:48:22 -08:00 |
system.idef
|
Hexagon (target/hexagon/imported) arch import
|
2021-02-18 07:48:22 -08:00 |