Philippe Mathieu-Daudé 09b07f286d target/translate: Include missing 'exec/cpu_ldst.h' header ... All these files access the CPU LD/ST API declared in "exec/cpu_ldst.h". Signed-off-by: Philippe Mathieu-Daudé <philmd@linaro.org> Reviewed-by: Richard Henderson <richard.henderson@linaro.org> Message-Id: <20230828221314.18435-4-philmd@linaro.org>		2023-08-31 19:47:43 +02:00
..
alpha	target/alpha: Use tcg_gen_movcond_i64 in gen_fold_mzero	2023-08-24 11:22:42 -07:00
arm	target-arm queue:	2023-08-31 08:31:03 -04:00
avr	target/translate: Include missing 'exec/cpu_ldst.h' header	2023-08-31 19:47:43 +02:00
cris	target/cris: Fix a typo in gen_swapr()	2023-08-24 11:22:42 -07:00
hexagon	target: Widen pc/cs_base in cpu_get_tb_cpu_state	2023-06-26 17:32:59 +02:00
hppa	target/hppa: Switch to use MMU indices 11-15	2023-08-27 17:15:19 +02:00
i386	target/translate: Include missing 'exec/cpu_ldst.h' header	2023-08-31 19:47:43 +02:00
loongarch	target/translate: Include missing 'exec/cpu_ldst.h' header	2023-08-31 19:47:43 +02:00
m68k	target/m68k: Use tcg_gen_negsetcond_*	2023-08-24 11:22:42 -07:00
microblaze	other architectures: spelling fixes	2023-07-25 17:14:07 +03:00
mips	target/translate: Include missing 'exec/cpu_ldst.h' header	2023-08-31 19:47:43 +02:00
nios2	target/nios2: Fix semihost lseek offset computation	2023-08-01 23:52:23 +02:00
openrisc	target/openrisc: Use tcg_gen_negsetcond_*	2023-08-24 11:22:42 -07:00
ppc	target/ppc/pmu: Include missing 'qemu/timer.h' header	2023-08-31 19:47:43 +02:00
riscv	target/translate: Include missing 'exec/cpu_ldst.h' header	2023-08-31 19:47:43 +02:00
rx	include/exec: Replace target_ulong with abi_ptr in cpu_[st|ld]*()	2023-08-24 11:21:46 -07:00
s390x	sysemu/kvm: Use vaddr for kvm_arch_[insert|remove]_hw_breakpoint	2023-08-24 11:21:35 -07:00
sh4	target: Widen pc/cs_base in cpu_get_tb_cpu_state	2023-06-26 17:32:59 +02:00
sparc	target/sparc: Use tcg_gen_movcond_i64 in gen_edge	2023-08-24 11:22:42 -07:00
tricore	target/tricore: Replace gen_cond_w with tcg_gen_negsetcond_tl	2023-08-24 11:22:42 -07:00
xtensa	target/xtensa: Assert that interrupt level is within bounds	2023-07-06 13:26:43 +01:00
Kconfig	hw/loongarch: Add support loongson3 virt machine type.	2022-06-06 18:09:03 +00:00
meson.build	target/loongarch: Add target build suport	2022-06-06 18:09:03 +00:00