mirror of https://github.com/xemu-project/xemu.git
target/arm: The Cortex-R52 has a read-only CBAR
The Cortex-R52 implements the Configuration Base Address Register (CBAR), as a read-only register. Add ARM_FEATURE_CBAR_RO to this CPU type, so that our implementation provides the register and the associated qdev property. Signed-off-by: Peter Maydell <peter.maydell@linaro.org> Reviewed-by: Richard Henderson <richard.henderson@linaro.org> Message-id: 20240206132931.38376-3-peter.maydell@linaro.org
This commit is contained in:
parent
b2f24983db
commit
fe31d6c72d
|
@ -809,6 +809,7 @@ static void cortex_r52_initfn(Object *obj)
|
|||
set_feature(&cpu->env, ARM_FEATURE_PMSA);
|
||||
set_feature(&cpu->env, ARM_FEATURE_NEON);
|
||||
set_feature(&cpu->env, ARM_FEATURE_GENERIC_TIMER);
|
||||
set_feature(&cpu->env, ARM_FEATURE_CBAR_RO);
|
||||
cpu->midr = 0x411fd133; /* r1p3 */
|
||||
cpu->revidr = 0x00000000;
|
||||
cpu->reset_fpsid = 0x41034023;
|
||||
|
|
Loading…
Reference in New Issue