ShuriZma
/
xemu
mirror of https://github.com/xemu-project/xemu.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity

lm32: rename raise opcode to scall 

To be consistent with the new reference manual.

Signed-off-by: Michael Walle <michael@walle.cc>
Signed-off-by: Edgar E. Iglesias <edgar.iglesias@gmail.com>
This commit is contained in:
Michael Walle 2011-03-07 23:00:13 +01:00 committed by Edgar E. Iglesias
parent 4d54ec7898
commit fcda98630b
2 changed files with 3 additions and 3 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
target-lm32/lm32-decode.h
View File

@ -60,7 +60,7 @@
#define DEC_NOR {B8(00000001), B8(00011111)} #define DEC_NOR {B8(00000001), B8(00011111)}
#define DEC_OR {B8(00001110), B8(00011111)} #define DEC_OR {B8(00001110), B8(00011111)}
#define DEC_ORHI {B8(00011110), B8(00111111)} #define DEC_ORHI {B8(00011110), B8(00111111)}
#define DEC_RAISE {B8(00101011), B8(00111111)} #define DEC_SCALL {B8(00101011), B8(00111111)}
#define DEC_RCSR {B8(00100100), B8(00111111)} #define DEC_RCSR {B8(00100100), B8(00111111)}
#define DEC_SB {B8(00001100), B8(00111111)} #define DEC_SB {B8(00001100), B8(00111111)}
#define DEC_SEXTB {B8(00101100), B8(00111111)} #define DEC_SEXTB {B8(00101100), B8(00111111)}

4
target-lm32/translate.c
View File

@ -583,7 +583,7 @@ static void dec_orhi(DisasContext *dc)
tcg_gen_ori_tl(cpu_R[dc->r1], cpu_R[dc->r0], (dc->imm16 << 16)); tcg_gen_ori_tl(cpu_R[dc->r1], cpu_R[dc->r0], (dc->imm16 << 16));
} }
static void dec_raise(DisasContext *dc) static void dec_scall(DisasContext *dc)
{ {
TCGv t0; TCGv t0;
int l1; int l1;
@ -1002,7 +1002,7 @@ static const DecoderInfo decinfo[] = {
{DEC_NOR, dec_nor}, {DEC_NOR, dec_nor},
{DEC_OR, dec_or}, {DEC_OR, dec_or},
{DEC_ORHI, dec_orhi}, {DEC_ORHI, dec_orhi},
{DEC_RAISE, dec_raise}, {DEC_SCALL, dec_scall},
{DEC_RCSR, dec_rcsr}, {DEC_RCSR, dec_rcsr},
{DEC_SB, dec_sb}, {DEC_SB, dec_sb},
{DEC_SEXTB, dec_sextb}, {DEC_SEXTB, dec_sextb},