ShuriZma
/
xemu
mirror of https://github.com/xemu-project/xemu.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity

arm/translate-a64: add FP16 FRECPE 

Now we have added f16 during the re-factoring we can simply call the
helper.

Signed-off-by: Alex Bennée <alex.bennee@linaro.org>
Reviewed-by: Richard Henderson <richard.henderson@linaro.org>
Message-id: 20180227143852.11175-24-alex.bennee@linaro.org
Signed-off-by: Peter Maydell <peter.maydell@linaro.org>
This commit is contained in:
Alex Bennée 2018-03-01 11:05:54 +00:00 committed by Peter Maydell
parent 5eb70735af
commit fbd06e1e4b
1 changed files with 8 additions and 0 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

8
target/arm/translate-a64.c
View File

@ -11311,6 +11311,8 @@ static void disas_simd_two_reg_misc_fp16(DisasContext *s, uint32_t insn)
case 0x6d: /* FCMLE (zero) */ case 0x6d: /* FCMLE (zero) */
handle_2misc_fcmp_zero(s, fpop, is_scalar, 0, is_q, MO_16, rn, rd); handle_2misc_fcmp_zero(s, fpop, is_scalar, 0, is_q, MO_16, rn, rd);
return; return;
case 0x3d: /* FRECPE */
break;
case 0x18: /* FRINTN */ case 0x18: /* FRINTN */
need_rmode = true; need_rmode = true;
only_in_vector = true; only_in_vector = true;
@ -11431,6 +11433,9 @@ static void disas_simd_two_reg_misc_fp16(DisasContext *s, uint32_t insn)
case 0x3b: /* FCVTZS */ case 0x3b: /* FCVTZS */
gen_helper_advsimd_f16tosinth(tcg_res, tcg_op, tcg_fpstatus); gen_helper_advsimd_f16tosinth(tcg_res, tcg_op, tcg_fpstatus);
break; break;
case 0x3d: /* FRECPE */
gen_helper_recpe_f16(tcg_res, tcg_op, tcg_fpstatus);
break;
case 0x5a: /* FCVTNU */ case 0x5a: /* FCVTNU */
case 0x5b: /* FCVTMU */ case 0x5b: /* FCVTMU */
case 0x5c: /* FCVTAU */ case 0x5c: /* FCVTAU */
@ -11466,6 +11471,9 @@ static void disas_simd_two_reg_misc_fp16(DisasContext *s, uint32_t insn)
case 0x3b: /* FCVTZS */ case 0x3b: /* FCVTZS */
gen_helper_advsimd_f16tosinth(tcg_res, tcg_op, tcg_fpstatus); gen_helper_advsimd_f16tosinth(tcg_res, tcg_op, tcg_fpstatus);
break; break;
case 0x3d: /* FRECPE */
gen_helper_recpe_f16(tcg_res, tcg_op, tcg_fpstatus);
break;
case 0x5a: /* FCVTNU */ case 0x5a: /* FCVTNU */
case 0x5b: /* FCVTMU */ case 0x5b: /* FCVTMU */
case 0x5c: /* FCVTAU */ case 0x5c: /* FCVTAU */