ShuriZma
/
xemu
mirror of https://github.com/xemu-project/xemu.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity

target/ppc: Implement cnttzdm 

Implement the following PowerISA v3.1 instruction:
cnttzdm: Count Trailing Zeros Doubleword Under Bit Mask

Suggested-by: Richard Henderson <richard.henderson@linaro.org>
Signed-off-by: Luis Pires <luis.pires@eldorado.org.br>
Signed-off-by: Matheus Ferst <matheus.ferst@eldorado.org.br>
Message-Id: <20211029202424.175401-9-matheus.ferst@eldorado.org.br>
Reviewed-by: Richard Henderson <richard.henderson@linaro.org>
Signed-off-by: David Gibson <david@gibson.dropbear.id.au>
This commit is contained in:
Luis Pires 2021-10-29 17:23:58 -03:00 committed by David Gibson
parent 82be6e02b4
commit f356b3ba47
2 changed files with 25 additions and 4 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

1
target/ppc/insn32.decode
View File

@ -125,6 +125,7 @@ ADDPCIS 010011 ..... ..... .......... 00010 . @DX
CFUGED 011111 ..... ..... ..... 0011011100 - @X CFUGED 011111 ..... ..... ..... 0011011100 - @X
CNTLZDM 011111 ..... ..... ..... 0000111011 - @X CNTLZDM 011111 ..... ..... ..... 0000111011 - @X
CNTTZDM 011111 ..... ..... ..... 1000111011 - @X
### Float-Point Load Instructions ### Float-Point Load Instructions

28
target/ppc/translate/fixedpoint-impl.c.inc
View File

@ -415,7 +415,7 @@ static bool trans_CFUGED(DisasContext *ctx, arg_X *a)
} }
#if defined(TARGET_PPC64) #if defined(TARGET_PPC64)
static void do_cntlzdm(TCGv_i64 dst, TCGv_i64 src, TCGv_i64 mask) static void do_cntzdm(TCGv_i64 dst, TCGv_i64 src, TCGv_i64 mask, bool trail)
{ {
TCGv_i64 tmp; TCGv_i64 tmp;
TCGLabel *l1; TCGLabel *l1;
@ -424,12 +424,20 @@ static void do_cntlzdm(TCGv_i64 dst, TCGv_i64 src, TCGv_i64 mask)
l1 = gen_new_label(); l1 = gen_new_label();
tcg_gen_and_i64(tmp, src, mask); tcg_gen_and_i64(tmp, src, mask);
tcg_gen_clzi_i64(tmp, tmp, 64); if (trail) {
tcg_gen_ctzi_i64(tmp, tmp, 64);
} else {
tcg_gen_clzi_i64(tmp, tmp, 64);
}
tcg_gen_brcondi_i64(TCG_COND_EQ, tmp, 0, l1); tcg_gen_brcondi_i64(TCG_COND_EQ, tmp, 0, l1);
tcg_gen_subfi_i64(tmp, 64, tmp); tcg_gen_subfi_i64(tmp, 64, tmp);
tcg_gen_shr_i64(tmp, mask, tmp); if (trail) {
tcg_gen_shl_i64(tmp, mask, tmp);
} else {
tcg_gen_shr_i64(tmp, mask, tmp);
}
tcg_gen_ctpop_i64(tmp, tmp); tcg_gen_ctpop_i64(tmp, tmp);
gen_set_label(l1); gen_set_label(l1);
@ -443,7 +451,19 @@ static bool trans_CNTLZDM(DisasContext *ctx, arg_X *a)
REQUIRE_64BIT(ctx); REQUIRE_64BIT(ctx);
REQUIRE_INSNS_FLAGS2(ctx, ISA310); REQUIRE_INSNS_FLAGS2(ctx, ISA310);
#if defined(TARGET_PPC64) #if defined(TARGET_PPC64)
do_cntlzdm(cpu_gpr[a->ra], cpu_gpr[a->rt], cpu_gpr[a->rb]); do_cntzdm(cpu_gpr[a->ra], cpu_gpr[a->rt], cpu_gpr[a->rb], false);
#else
qemu_build_not_reached();
#endif
return true;
}
static bool trans_CNTTZDM(DisasContext *ctx, arg_X *a)
{
REQUIRE_64BIT(ctx);
REQUIRE_INSNS_FLAGS2(ctx, ISA310);
#if defined(TARGET_PPC64)
do_cntzdm(cpu_gpr[a->ra], cpu_gpr[a->rt], cpu_gpr[a->rb], true);
#else #else
qemu_build_not_reached(); qemu_build_not_reached();
#endif #endif