mirror of https://github.com/xemu-project/xemu.git
target/microblaze: Restrict cpu_exec_interrupt() handler to sysemu
Restrict cpu_exec_interrupt() and its callees to sysemu. Signed-off-by: Philippe Mathieu-Daudé <f4bug@amsat.org> Reviewed-by: Warner Losh <imp@bsdimp.com> Reviewed-by: Richard Henderson <richard.henderson@linaro.org> Message-Id: <20210911165434.531552-14-f4bug@amsat.org> Signed-off-by: Richard Henderson <richard.henderson@linaro.org>
This commit is contained in:
parent
d5db810c55
commit
eb3ef3136e
|
@ -365,10 +365,10 @@ static const struct SysemuCPUOps mb_sysemu_ops = {
|
||||||
static const struct TCGCPUOps mb_tcg_ops = {
|
static const struct TCGCPUOps mb_tcg_ops = {
|
||||||
.initialize = mb_tcg_init,
|
.initialize = mb_tcg_init,
|
||||||
.synchronize_from_tb = mb_cpu_synchronize_from_tb,
|
.synchronize_from_tb = mb_cpu_synchronize_from_tb,
|
||||||
.cpu_exec_interrupt = mb_cpu_exec_interrupt,
|
|
||||||
.tlb_fill = mb_cpu_tlb_fill,
|
.tlb_fill = mb_cpu_tlb_fill,
|
||||||
|
|
||||||
#ifndef CONFIG_USER_ONLY
|
#ifndef CONFIG_USER_ONLY
|
||||||
|
.cpu_exec_interrupt = mb_cpu_exec_interrupt,
|
||||||
.do_interrupt = mb_cpu_do_interrupt,
|
.do_interrupt = mb_cpu_do_interrupt,
|
||||||
.do_transaction_failed = mb_cpu_transaction_failed,
|
.do_transaction_failed = mb_cpu_transaction_failed,
|
||||||
.do_unaligned_access = mb_cpu_do_unaligned_access,
|
.do_unaligned_access = mb_cpu_do_unaligned_access,
|
||||||
|
|
|
@ -355,8 +355,10 @@ struct MicroBlazeCPU {
|
||||||
};
|
};
|
||||||
|
|
||||||
|
|
||||||
|
#ifndef CONFIG_USER_ONLY
|
||||||
void mb_cpu_do_interrupt(CPUState *cs);
|
void mb_cpu_do_interrupt(CPUState *cs);
|
||||||
bool mb_cpu_exec_interrupt(CPUState *cs, int int_req);
|
bool mb_cpu_exec_interrupt(CPUState *cs, int int_req);
|
||||||
|
#endif /* !CONFIG_USER_ONLY */
|
||||||
void mb_cpu_do_unaligned_access(CPUState *cs, vaddr vaddr,
|
void mb_cpu_do_unaligned_access(CPUState *cs, vaddr vaddr,
|
||||||
MMUAccessType access_type,
|
MMUAccessType access_type,
|
||||||
int mmu_idx, uintptr_t retaddr);
|
int mmu_idx, uintptr_t retaddr);
|
||||||
|
|
|
@ -26,16 +26,6 @@
|
||||||
|
|
||||||
#if defined(CONFIG_USER_ONLY)
|
#if defined(CONFIG_USER_ONLY)
|
||||||
|
|
||||||
void mb_cpu_do_interrupt(CPUState *cs)
|
|
||||||
{
|
|
||||||
MicroBlazeCPU *cpu = MICROBLAZE_CPU(cs);
|
|
||||||
CPUMBState *env = &cpu->env;
|
|
||||||
|
|
||||||
cs->exception_index = -1;
|
|
||||||
env->res_addr = RES_ADDR_NONE;
|
|
||||||
env->regs[14] = env->pc;
|
|
||||||
}
|
|
||||||
|
|
||||||
bool mb_cpu_tlb_fill(CPUState *cs, vaddr address, int size,
|
bool mb_cpu_tlb_fill(CPUState *cs, vaddr address, int size,
|
||||||
MMUAccessType access_type, int mmu_idx,
|
MMUAccessType access_type, int mmu_idx,
|
||||||
bool probe, uintptr_t retaddr)
|
bool probe, uintptr_t retaddr)
|
||||||
|
@ -271,7 +261,6 @@ hwaddr mb_cpu_get_phys_page_attrs_debug(CPUState *cs, vaddr addr,
|
||||||
|
|
||||||
return paddr;
|
return paddr;
|
||||||
}
|
}
|
||||||
#endif
|
|
||||||
|
|
||||||
bool mb_cpu_exec_interrupt(CPUState *cs, int interrupt_request)
|
bool mb_cpu_exec_interrupt(CPUState *cs, int interrupt_request)
|
||||||
{
|
{
|
||||||
|
@ -289,6 +278,8 @@ bool mb_cpu_exec_interrupt(CPUState *cs, int interrupt_request)
|
||||||
return false;
|
return false;
|
||||||
}
|
}
|
||||||
|
|
||||||
|
#endif /* !CONFIG_USER_ONLY */
|
||||||
|
|
||||||
void mb_cpu_do_unaligned_access(CPUState *cs, vaddr addr,
|
void mb_cpu_do_unaligned_access(CPUState *cs, vaddr addr,
|
||||||
MMUAccessType access_type,
|
MMUAccessType access_type,
|
||||||
int mmu_idx, uintptr_t retaddr)
|
int mmu_idx, uintptr_t retaddr)
|
||||||
|
|
Loading…
Reference in New Issue