ShuriZma
/
xemu
mirror of https://github.com/xemu-project/xemu.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity

target/arm: Rename do_zzxz_ool to gen_gvec_ool_arg_zzxz 

Rename the function to match gen_gvec_ool_arg_zzzz,
and move to be adjacent.

Signed-off-by: Richard Henderson <richard.henderson@linaro.org>
Message-id: 20220527181907.189259-14-richard.henderson@linaro.org
Reviewed-by: Peter Maydell <peter.maydell@linaro.org>
Signed-off-by: Peter Maydell <peter.maydell@linaro.org>
This commit is contained in:
Richard Henderson 2022-05-27 11:17:26 -07:00 committed by Peter Maydell
parent eec05e4e17
commit e82d3536cd
1 changed files with 9 additions and 9 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

18
target/arm/translate-sve.c
View File

@ -199,6 +199,12 @@ static bool gen_gvec_ool_arg_zzzz(DisasContext *s, gen_helper_gvec_4 *fn,
return gen_gvec_ool_zzzz(s, fn, a->rd, a->rn, a->rm, a->ra, data); return gen_gvec_ool_zzzz(s, fn, a->rd, a->rn, a->rm, a->ra, data);
} }
static bool gen_gvec_ool_arg_zzxz(DisasContext *s, gen_helper_gvec_4 *fn,
arg_rrxr_esz *a)
{
return gen_gvec_ool_zzzz(s, fn, a->rd, a->rn, a->rm, a->ra, a->index);
}
/* Invoke an out-of-line helper on 2 Zregs and a predicate. */ /* Invoke an out-of-line helper on 2 Zregs and a predicate. */
static void gen_gvec_ool_zzp(DisasContext *s, gen_helper_gvec_3 *fn, static void gen_gvec_ool_zzp(DisasContext *s, gen_helper_gvec_3 *fn,
int rd, int rn, int pg, int data) int rd, int rn, int pg, int data)
@ -3820,15 +3826,9 @@ TRANS_FEAT(DOT_zzzz, aa64_sve, gen_gvec_ool_zzzz,
* SVE Multiply - Indexed * SVE Multiply - Indexed
*/ */
static bool do_zzxz_ool(DisasContext *s, arg_rrxr_esz *a,
gen_helper_gvec_4 *fn)
{
return gen_gvec_ool_zzzz(s, fn, a->rd, a->rn, a->rm, a->ra, a->index);
}
#define DO_RRXR(NAME, FUNC) \ #define DO_RRXR(NAME, FUNC) \
static bool NAME(DisasContext *s, arg_rrxr_esz *a) \ static bool NAME(DisasContext *s, arg_rrxr_esz *a) \
{ return do_zzxz_ool(s, a, FUNC); } { return gen_gvec_ool_arg_zzxz(s, FUNC, a); }
DO_RRXR(trans_SDOT_zzxw_s, gen_helper_gvec_sdot_idx_b) DO_RRXR(trans_SDOT_zzxw_s, gen_helper_gvec_sdot_idx_b)
DO_RRXR(trans_SDOT_zzxw_d, gen_helper_gvec_sdot_idx_h) DO_RRXR(trans_SDOT_zzxw_d, gen_helper_gvec_sdot_idx_h)
@ -3840,7 +3840,7 @@ static bool trans_SUDOT_zzxw_s(DisasContext *s, arg_rrxr_esz *a)
if (!dc_isar_feature(aa64_sve_i8mm, s)) { if (!dc_isar_feature(aa64_sve_i8mm, s)) {
return false; return false;
} }
return do_zzxz_ool(s, a, gen_helper_gvec_sudot_idx_b); return gen_gvec_ool_arg_zzxz(s, gen_helper_gvec_sudot_idx_b, a);
} }
static bool trans_USDOT_zzxw_s(DisasContext *s, arg_rrxr_esz *a) static bool trans_USDOT_zzxw_s(DisasContext *s, arg_rrxr_esz *a)
@ -3848,7 +3848,7 @@ static bool trans_USDOT_zzxw_s(DisasContext *s, arg_rrxr_esz *a)
if (!dc_isar_feature(aa64_sve_i8mm, s)) { if (!dc_isar_feature(aa64_sve_i8mm, s)) {
return false; return false;
} }
return do_zzxz_ool(s, a, gen_helper_gvec_usdot_idx_b); return gen_gvec_ool_arg_zzxz(s, gen_helper_gvec_usdot_idx_b, a);
} }
#undef DO_RRXR #undef DO_RRXR