ShuriZma
/
xemu
mirror of https://github.com/xemu-project/xemu.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity

target/i386: put BLS* input in T1, use generic flag writeback 

This makes for easier cpu_cc_* setup, and not using set_cc_op()
should come in handy if QEMU ever implements APX.

Reviewed-by: Richard Henderson <richard.henderson@linaro.org>
Signed-off-by: Paolo Bonzini <pbonzini@redhat.com>
This commit is contained in:
Paolo Bonzini 2024-05-23 09:33:22 +02:00
parent cc155f1971
commit e628387cf9
2 changed files with 11 additions and 17 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

4
target/i386/tcg/decode-new.c.inc
View File

@ -633,7 +633,7 @@ static const X86OpEntry opcodes_0F38_F0toFF[16][5] = {
{}, {},
}, },
[3] = { [3] = {
X86_OP_GROUP3(group17, B,y, E,y, None,None, vex13 cpuid(BMI1)), X86_OP_GROUP3(group17, B,y, None,None, E,y, vex13 cpuid(BMI1)),
{}, {},
{}, {},
{}, {},
@ -2604,7 +2604,7 @@ static void disas_insn(DisasContext *s, CPUState *cpu)
} }
/* /*
* Write back flags after last memory access. Some newer ALU instructions, as * Write back flags after last memory access. Some older ALU instructions, as
* well as SSE instructions, write flags in the gen_* function, but that can * well as SSE instructions, write flags in the gen_* function, but that can
* cause incorrect tracking of CC_OP for instructions that write to both memory * cause incorrect tracking of CC_OP for instructions that write to both memory
* and flags. * and flags.

24
target/i386/tcg/emit.c.inc
View File

@ -1272,40 +1272,34 @@ static void gen_BEXTR(DisasContext *s, X86DecodedInsn *decode)
prepare_update1_cc(decode, s, CC_OP_LOGICB + ot); prepare_update1_cc(decode, s, CC_OP_LOGICB + ot);
} }
/* BLSI do not have memory operands and can use set_cc_op. */
static void gen_BLSI(DisasContext *s, X86DecodedInsn *decode) static void gen_BLSI(DisasContext *s, X86DecodedInsn *decode)
{ {
MemOp ot = decode->op[0].ot; MemOp ot = decode->op[0].ot;
tcg_gen_mov_tl(cpu_cc_src, s->T0); /* input in T1, which is ready for prepare_update2_cc */
tcg_gen_neg_tl(s->T1, s->T0); tcg_gen_neg_tl(s->T0, s->T1);
tcg_gen_and_tl(s->T0, s->T0, s->T1); tcg_gen_and_tl(s->T0, s->T0, s->T1);
tcg_gen_mov_tl(cpu_cc_dst, s->T0); prepare_update2_cc(decode, s, CC_OP_BMILGB + ot);
set_cc_op(s, CC_OP_BMILGB + ot);
} }
/* BLSMSK do not have memory operands and can use set_cc_op. */
static void gen_BLSMSK(DisasContext *s, X86DecodedInsn *decode) static void gen_BLSMSK(DisasContext *s, X86DecodedInsn *decode)
{ {
MemOp ot = decode->op[0].ot; MemOp ot = decode->op[0].ot;
tcg_gen_mov_tl(cpu_cc_src, s->T0); /* input in T1, which is ready for prepare_update2_cc */
tcg_gen_subi_tl(s->T1, s->T0, 1); tcg_gen_subi_tl(s->T0, s->T1, 1);
tcg_gen_xor_tl(s->T0, s->T0, s->T1); tcg_gen_xor_tl(s->T0, s->T0, s->T1);
tcg_gen_mov_tl(cpu_cc_dst, s->T0); prepare_update2_cc(decode, s, CC_OP_BMILGB + ot);
set_cc_op(s, CC_OP_BMILGB + ot);
} }
/* BLSR do not have memory operands and can use set_cc_op. */
static void gen_BLSR(DisasContext *s, X86DecodedInsn *decode) static void gen_BLSR(DisasContext *s, X86DecodedInsn *decode)
{ {
MemOp ot = decode->op[0].ot; MemOp ot = decode->op[0].ot;
tcg_gen_mov_tl(cpu_cc_src, s->T0); /* input in T1, which is ready for prepare_update2_cc */
tcg_gen_subi_tl(s->T1, s->T0, 1); tcg_gen_subi_tl(s->T0, s->T1, 1);
tcg_gen_and_tl(s->T0, s->T0, s->T1); tcg_gen_and_tl(s->T0, s->T0, s->T1);
tcg_gen_mov_tl(cpu_cc_dst, s->T0); prepare_update2_cc(decode, s, CC_OP_BMILGB + ot);
set_cc_op(s, CC_OP_BMILGB + ot);
} }
static void gen_BOUND(DisasContext *s, X86DecodedInsn *decode) static void gen_BOUND(DisasContext *s, X86DecodedInsn *decode)