mirror of https://github.com/xemu-project/xemu.git
acpi: piix4: remove not needed GPE0 mask
Hardcoded GPE0 mask isn't really needed. Since GPE0_STS initialized with all bits cleared and only QEMU itself can set bits there (i.e. guest can only clear bits in it). So guest can't triger SCI by setting _STS & _EN bits and there is not reason to mask out not supported _STS bits since they shouldn't be set by QEMU in the first place. Signed-off-by: Igor Mammedov <imammedo@redhat.com> Signed-off-by: Michael S. Tsirkin <mst@redhat.com>
This commit is contained in:
parent
3bcc77ae99
commit
e4f308bbf9
|
@ -122,8 +122,7 @@ static void pm_update_sci(PIIX4PMState *s)
|
|||
ACPI_BITMASK_POWER_BUTTON_ENABLE |
|
||||
ACPI_BITMASK_GLOBAL_LOCK_ENABLE |
|
||||
ACPI_BITMASK_TIMER_ENABLE)) != 0) ||
|
||||
(((s->ar.gpe.sts[0] & s->ar.gpe.en[0]) &
|
||||
(PIIX4_PCI_HOTPLUG_STATUS | PIIX4_CPU_HOTPLUG_STATUS)) != 0);
|
||||
((s->ar.gpe.sts[0] & s->ar.gpe.en[0]) != 0);
|
||||
|
||||
qemu_set_irq(s->irq, sci_level);
|
||||
/* schedule a timer interruption if needed */
|
||||
|
|
Loading…
Reference in New Issue