ShuriZma
/
xemu
mirror of https://github.com/xemu-project/xemu.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity

target/xtensa: use tcg_constant_* for numbered special registers 

Numbered special registers are small arrays of consecutive SRs. Use
tcg_constant_* for the SR index.

Reviewed-by: Richard Henderson <richard.henderson@linaro.org>
Signed-off-by: Max Filippov <jcmvbkbc@gmail.com>
This commit is contained in:
Max Filippov 2022-04-21 13:38:58 -07:00
parent 4ee412df69
commit dad266a1e3
1 changed files with 4 additions and 12 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

16
target/xtensa/translate.c
View File

@ -2613,15 +2613,13 @@ static void translate_wsr_ccompare(DisasContext *dc, const OpcodeArg arg[],
{ {
#ifndef CONFIG_USER_ONLY #ifndef CONFIG_USER_ONLY
uint32_t id = par[0] - CCOMPARE; uint32_t id = par[0] - CCOMPARE;
TCGv_i32 tmp = tcg_const_i32(id);
assert(id < dc->config->nccompare); assert(id < dc->config->nccompare);
if (tb_cflags(dc->base.tb) & CF_USE_ICOUNT) { if (tb_cflags(dc->base.tb) & CF_USE_ICOUNT) {
gen_io_start(); gen_io_start();
} }
tcg_gen_mov_i32(cpu_SR[par[0]], arg[0].in); tcg_gen_mov_i32(cpu_SR[par[0]], arg[0].in);
gen_helper_update_ccompare(cpu_env, tmp); gen_helper_update_ccompare(cpu_env, tcg_constant_i32(id));
tcg_temp_free(tmp);
#endif #endif
} }
@ -2641,11 +2639,9 @@ static void translate_wsr_dbreaka(DisasContext *dc, const OpcodeArg arg[],
{ {
#ifndef CONFIG_USER_ONLY #ifndef CONFIG_USER_ONLY
unsigned id = par[0] - DBREAKA; unsigned id = par[0] - DBREAKA;
TCGv_i32 tmp = tcg_const_i32(id);
assert(id < dc->config->ndbreak); assert(id < dc->config->ndbreak);
gen_helper_wsr_dbreaka(cpu_env, tmp, arg[0].in); gen_helper_wsr_dbreaka(cpu_env, tcg_constant_i32(id), arg[0].in);
tcg_temp_free(tmp);
#endif #endif
} }
@ -2654,11 +2650,9 @@ static void translate_wsr_dbreakc(DisasContext *dc, const OpcodeArg arg[],
{ {
#ifndef CONFIG_USER_ONLY #ifndef CONFIG_USER_ONLY
unsigned id = par[0] - DBREAKC; unsigned id = par[0] - DBREAKC;
TCGv_i32 tmp = tcg_const_i32(id);
assert(id < dc->config->ndbreak); assert(id < dc->config->ndbreak);
gen_helper_wsr_dbreakc(cpu_env, tmp, arg[0].in); gen_helper_wsr_dbreakc(cpu_env, tcg_constant_i32(id), arg[0].in);
tcg_temp_free(tmp);
#endif #endif
} }
@ -2667,11 +2661,9 @@ static void translate_wsr_ibreaka(DisasContext *dc, const OpcodeArg arg[],
{ {
#ifndef CONFIG_USER_ONLY #ifndef CONFIG_USER_ONLY
unsigned id = par[0] - IBREAKA; unsigned id = par[0] - IBREAKA;
TCGv_i32 tmp = tcg_const_i32(id);
assert(id < dc->config->nibreak); assert(id < dc->config->nibreak);
gen_helper_wsr_ibreaka(cpu_env, tmp, arg[0].in); gen_helper_wsr_ibreaka(cpu_env, tcg_constant_i32(id), arg[0].in);
tcg_temp_free(tmp);
#endif #endif
} }