ShuriZma
/
xemu
mirror of https://github.com/xemu-project/xemu.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity

Constification 

git-svn-id: svn://svn.savannah.nongnu.org/qemu/trunk@2916 c046a42c-6fe2-441c-8c8c-71466251a162
This commit is contained in:
blueswir1 2007-06-01 16:59:44 +00:00
parent 97e7df27cf
commit d88bbf9500
1 changed files with 7 additions and 7 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

14
sparc-dis.c
View File

@ -2206,7 +2206,7 @@ sparc_decode_asi_v8 (int value)
/* Handle membar masks. */ /* Handle membar masks. */
static arg membar_table[] = static const arg membar_table[] =
{ {
{ 0x40, "#Sync" }, { 0x40, "#Sync" },
{ 0x20, "#MemIssue" }, { 0x20, "#MemIssue" },
@ -2238,7 +2238,7 @@ sparc_decode_membar (value)
/* Handle prefetch args. */ /* Handle prefetch args. */
static arg prefetch_table[] = static const arg prefetch_table[] =
{ {
{ 0, "#n_reads" }, { 0, "#n_reads" },
{ 1, "#one_read" }, { 1, "#one_read" },
@ -2269,7 +2269,7 @@ sparc_decode_prefetch (value)
/* Handle sparclet coprocessor registers. */ /* Handle sparclet coprocessor registers. */
static arg sparclet_cpreg_table[] = static const arg sparclet_cpreg_table[] =
{ {
{ 0, "%ccsr" }, { 0, "%ccsr" },
{ 1, "%ccfr" }, { 1, "%ccfr" },
@ -2320,7 +2320,7 @@ static const struct sparc_opcode **sorted_opcodes;
/* It is important that we only look at insn code bits as that is how the /* It is important that we only look at insn code bits as that is how the
opcode table is hashed. OPCODE_BITS is a table of valid bits for each opcode table is hashed. OPCODE_BITS is a table of valid bits for each
of the main types (0,1,2,3). */ of the main types (0,1,2,3). */
static int opcode_bits[4] = { 0x01c00000, 0x0, 0x01f80000, 0x01f80000 }; static const int opcode_bits[4] = { 0x01c00000, 0x0, 0x01f80000, 0x01f80000 };
#define HASH_INSN(INSN) \ #define HASH_INSN(INSN) \
((((INSN) >> 24) & 0xc0) | (((INSN) & opcode_bits[((INSN) >> 30) & 3]) >> 19)) ((((INSN) >> 24) & 0xc0) | (((INSN) & opcode_bits[((INSN) >> 30) & 3]) >> 19))
struct opcode_hash { struct opcode_hash {
@ -2340,7 +2340,7 @@ static int compute_arch_mask PARAMS ((unsigned long));
((((int)(value)) << ((8 * sizeof (int)) - bits)) \ ((((int)(value)) << ((8 * sizeof (int)) - bits)) \
>> ((8 * sizeof (int)) - bits) ) >> ((8 * sizeof (int)) - bits) )
static char *reg_names[] = static const char * const reg_names[] =
{ "g0", "g1", "g2", "g3", "g4", "g5", "g6", "g7", { "g0", "g1", "g2", "g3", "g4", "g5", "g6", "g7",
"o0", "o1", "o2", "o3", "o4", "o5", "sp", "o7", "o0", "o1", "o2", "o3", "o4", "o5", "sp", "o7",
"l0", "l1", "l2", "l3", "l4", "l5", "l6", "l7", "l0", "l1", "l2", "l3", "l4", "l5", "l6", "l7",
@ -2361,7 +2361,7 @@ static char *reg_names[] =
/* These are ordered according to there register number in /* These are ordered according to there register number in
rdpr and wrpr insns. */ rdpr and wrpr insns. */
static char *v9_priv_reg_names[] = static const char * const v9_priv_reg_names[] =
{ {
"tpc", "tnpc", "tstate", "tt", "tick", "tba", "pstate", "tl", "tpc", "tnpc", "tstate", "tt", "tick", "tba", "pstate", "tl",
"pil", "cwp", "cansave", "canrestore", "cleanwin", "otherwin", "pil", "cwp", "cansave", "canrestore", "cleanwin", "otherwin",
@ -2371,7 +2371,7 @@ static char *v9_priv_reg_names[] =
/* These are ordered according to there register number in /* These are ordered according to there register number in
rd and wr insns (-16). */ rd and wr insns (-16). */
static char *v9a_asr_reg_names[] = static const char * const v9a_asr_reg_names[] =
{ {
"pcr", "pic", "dcr", "gsr", "set_softint", "clear_softint", "pcr", "pic", "dcr", "gsr", "set_softint", "clear_softint",
"softint", "tick_cmpr", "sys_tick", "sys_tick_cmpr" "softint", "tick_cmpr", "sys_tick", "sys_tick_cmpr"