mirror of https://github.com/xemu-project/xemu.git
aspeed/scu: Add boot-from-eMMC HW strapping bit for AST2600 SoC
Bit SCU500[2] of the AST2600 controls the boot device of the SoC. Future changes will configure this bit to boot from eMMC disk images specially built for this purpose. Signed-off-by: Joel Stanley <joel@jms.id.au> Signed-off-by: Cédric Le Goater <clg@kaod.org> Reviewed-by: Andrew Jeffery <andrew@codeconstruct.com.au> Tested-by: Andrew Jeffery <andrew@codeconstruct.com.au> Tested-by: Philippe Mathieu-Daudé <philmd@linaro.org>
This commit is contained in:
parent
255aed8134
commit
cc8bae6f62
|
@ -349,6 +349,10 @@ uint32_t aspeed_scu_get_apb_freq(AspeedSCUState *s);
|
|||
#define SCU_AST2600_H_PLL_BYPASS_EN (0x1 << 24)
|
||||
#define SCU_AST2600_H_PLL_OFF (0x1 << 23)
|
||||
|
||||
/* STRAP1 SCU500 */
|
||||
#define SCU_AST2600_HW_STRAP_BOOT_SRC_EMMC (0x1 << 2)
|
||||
#define SCU_AST2600_HW_STRAP_BOOT_SRC_SPI (0x0 << 2)
|
||||
|
||||
/*
|
||||
* SCU310 Clock Selection Register Set 4 (for Aspeed AST1030 SOC)
|
||||
*
|
||||
|
|
Loading…
Reference in New Issue