tcg/s390x: Check for load-on-condition facility at startup

The general-instruction-extension facility was introduced in z196,
which itself was end-of-life in 2021.  In addition, z196 is the
minimum CPU supported by our set of supported operating systems:
RHEL 7 (z196), SLES 12 (z196) and Ubuntu 16.04 (zEC12).

Check for facility number 45, which will be the consilidated check
for several facilities.

Reviewed-by: Ilya Leoshkevich <iii@linux.ibm.com>
Signed-off-by: Richard Henderson <richard.henderson@linaro.org>
This commit is contained in:
Richard Henderson 2022-12-07 17:38:42 +00:00
parent 9c3bfb79f4
commit c68d5b7a6a
2 changed files with 27 additions and 51 deletions

View File

@ -1252,7 +1252,6 @@ static void tgen_setcond(TCGContext *s, TCGType type, TCGCond cond,
TCGReg dest, TCGReg c1, TCGArg c2, int c2const) TCGReg dest, TCGReg c1, TCGArg c2, int c2const)
{ {
int cc; int cc;
bool have_loc;
/* With LOC2, we can always emit the minimum 3 insns. */ /* With LOC2, we can always emit the minimum 3 insns. */
if (HAVE_FACILITY(LOAD_ON_COND2)) { if (HAVE_FACILITY(LOAD_ON_COND2)) {
@ -1263,9 +1262,6 @@ static void tgen_setcond(TCGContext *s, TCGType type, TCGCond cond,
return; return;
} }
have_loc = HAVE_FACILITY(LOAD_ON_COND);
/* For HAVE_LOC, only the paths through GTU/GT/LEU/LE are smaller. */
restart: restart:
switch (cond) { switch (cond) {
case TCG_COND_NE: case TCG_COND_NE:
@ -1310,60 +1306,36 @@ static void tgen_setcond(TCGContext *s, TCGType type, TCGCond cond,
case TCG_COND_LT: case TCG_COND_LT:
case TCG_COND_GE: case TCG_COND_GE:
/* Swap operands so that we can use LEU/GTU/GT/LE. */ /* Swap operands so that we can use LEU/GTU/GT/LE. */
if (c2const) { if (!c2const) {
if (have_loc) {
break;
}
tcg_out_movi(s, type, TCG_TMP0, c2);
c2 = c1;
c2const = 0;
c1 = TCG_TMP0;
} else {
TCGReg t = c1; TCGReg t = c1;
c1 = c2; c1 = c2;
c2 = t; c2 = t;
}
cond = tcg_swap_cond(cond); cond = tcg_swap_cond(cond);
goto restart; goto restart;
}
break;
default: default:
g_assert_not_reached(); g_assert_not_reached();
} }
cc = tgen_cmp(s, type, cond, c1, c2, c2const, false); cc = tgen_cmp(s, type, cond, c1, c2, c2const, false);
if (have_loc) {
/* Emit: d = 0, t = 1, d = (cc ? t : d). */ /* Emit: d = 0, t = 1, d = (cc ? t : d). */
tcg_out_movi(s, TCG_TYPE_I64, dest, 0); tcg_out_movi(s, TCG_TYPE_I64, dest, 0);
tcg_out_movi(s, TCG_TYPE_I64, TCG_TMP0, 1); tcg_out_movi(s, TCG_TYPE_I64, TCG_TMP0, 1);
tcg_out_insn(s, RRF, LOCGR, dest, TCG_TMP0, cc); tcg_out_insn(s, RRF, LOCGR, dest, TCG_TMP0, cc);
} else {
/* Emit: d = 1; if (cc) goto over; d = 0; over: */
tcg_out_movi(s, type, dest, 1);
tcg_out_insn(s, RI, BRC, cc, (4 + 4) >> 1);
tcg_out_movi(s, type, dest, 0);
}
} }
static void tgen_movcond(TCGContext *s, TCGType type, TCGCond c, TCGReg dest, static void tgen_movcond(TCGContext *s, TCGType type, TCGCond c, TCGReg dest,
TCGReg c1, TCGArg c2, int c2const, TCGReg c1, TCGArg c2, int c2const,
TCGArg v3, int v3const) TCGArg v3, int v3const)
{ {
int cc; int cc = tgen_cmp(s, type, c, c1, c2, c2const, false);
if (HAVE_FACILITY(LOAD_ON_COND)) {
cc = tgen_cmp(s, type, c, c1, c2, c2const, false);
if (v3const) { if (v3const) {
tcg_out_insn(s, RIE, LOCGHI, dest, v3, cc); tcg_out_insn(s, RIE, LOCGHI, dest, v3, cc);
} else { } else {
tcg_out_insn(s, RRF, LOCGR, dest, v3, cc); tcg_out_insn(s, RRF, LOCGR, dest, v3, cc);
} }
} else {
c = tcg_invert_cond(c);
cc = tgen_cmp(s, type, c, c1, c2, c2const, false);
/* Emit: if (cc) goto over; dest = r3; over: */
tcg_out_insn(s, RI, BRC, cc, (4 + 4) >> 1);
tcg_out_insn(s, RRE, LGR, dest, v3);
}
} }
static void tgen_clz(TCGContext *s, TCGReg dest, TCGReg a1, static void tgen_clz(TCGContext *s, TCGReg dest, TCGReg a1,
@ -1382,14 +1354,8 @@ static void tgen_clz(TCGContext *s, TCGReg dest, TCGReg a1,
} else { } else {
tcg_out_mov(s, TCG_TYPE_I64, dest, a2); tcg_out_mov(s, TCG_TYPE_I64, dest, a2);
} }
if (HAVE_FACILITY(LOAD_ON_COND)) {
/* Emit: if (one bit found) dest = r0. */ /* Emit: if (one bit found) dest = r0. */
tcg_out_insn(s, RRF, LOCGR, dest, TCG_REG_R0, 2); tcg_out_insn(s, RRF, LOCGR, dest, TCG_REG_R0, 2);
} else {
/* Emit: if (no one bit found) goto over; dest = r0; over: */
tcg_out_insn(s, RI, BRC, 8, (4 + 4) >> 1);
tcg_out_insn(s, RRE, LGR, dest, TCG_REG_R0);
}
} }
} }
@ -3124,6 +3090,7 @@ static void query_s390_facilities(void)
} }
/* /*
* Minimum supported cpu revision is z196.
* Check for all required facilities. * Check for all required facilities.
* ZARCH_ACTIVE is done via preprocessor check for 64-bit. * ZARCH_ACTIVE is done via preprocessor check for 64-bit.
*/ */
@ -3139,6 +3106,15 @@ static void query_s390_facilities(void)
which = "general-instructions-extension"; which = "general-instructions-extension";
goto fail; goto fail;
} }
/*
* Facility 45 is a big bin that contains: distinct-operands,
* fast-BCR-serialization, high-word, population-count,
* interlocked-access-1, and load/store-on-condition-1
*/
if (!HAVE_FACILITY(45)) {
which = "45";
goto fail;
}
return; return;
fail: fail:

View File

@ -58,12 +58,12 @@ typedef enum TCGReg {
#define FACILITY_LONG_DISP 18 #define FACILITY_LONG_DISP 18
#define FACILITY_EXT_IMM 21 #define FACILITY_EXT_IMM 21
#define FACILITY_GEN_INST_EXT 34 #define FACILITY_GEN_INST_EXT 34
#define FACILITY_45 45
/* Facilities that are checked at runtime. */ /* Facilities that are checked at runtime. */
#define FACILITY_LOAD_ON_COND 45 #define FACILITY_FAST_BCR_SER 45
#define FACILITY_FAST_BCR_SER FACILITY_LOAD_ON_COND #define FACILITY_DISTINCT_OPS 45
#define FACILITY_DISTINCT_OPS FACILITY_LOAD_ON_COND
#define FACILITY_LOAD_ON_COND2 53 #define FACILITY_LOAD_ON_COND2 53
#define FACILITY_VECTOR 129 #define FACILITY_VECTOR 129
#define FACILITY_VECTOR_ENH1 135 #define FACILITY_VECTOR_ENH1 135