ShuriZma
/
xemu
mirror of https://github.com/xemu-project/xemu.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity

target-alpha: Convert FARITH2 to source/sink 

Signed-off-by: Richard Henderson <rth@twiddle.net>
This commit is contained in:
Richard Henderson 2014-03-19 11:54:15 -07:00
parent b144be9e06
commit baee04abba
1 changed files with 11 additions and 32 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

43
target-alpha/translate.c
View File

@ -801,29 +801,6 @@ static void gen_fcvtql_v(DisasContext *ctx, int rb, int rc)
gen_fcvtql(rb, rc); gen_fcvtql(rb, rc);
} }
#define FARITH2(name) \
static inline void glue(gen_f, name)(int rb, int rc) \
{ \
if (unlikely(rc == 31)) { \
return; \
} \
if (rb != 31) { \
gen_helper_ ## name(cpu_fir[rc], cpu_env, cpu_fir[rb]); \
} else { \
TCGv tmp = tcg_const_i64(0); \
gen_helper_ ## name(cpu_fir[rc], cpu_env, tmp); \
tcg_temp_free(tmp); \
} \
}
/* ??? VAX instruction qualifiers ignored. */
FARITH2(sqrtf)
FARITH2(sqrtg)
FARITH2(cvtgf)
FARITH2(cvtgq)
FARITH2(cvtqf)
FARITH2(cvtqg)
static void gen_ieee_arith2(DisasContext *ctx, static void gen_ieee_arith2(DisasContext *ctx,
void (*helper)(TCGv, TCGv_ptr, TCGv), void (*helper)(TCGv, TCGv_ptr, TCGv),
int rb, int rc, int fn11) int rb, int rc, int fn11)
@ -2222,13 +2199,13 @@ static ExitStatus translate_one(DisasContext *ctx, uint32_t insn)
case 0x14: case 0x14:
REQUIRE_TB_FLAG(TB_FLAGS_AMASK_FIX); REQUIRE_TB_FLAG(TB_FLAGS_AMASK_FIX);
vc = dest_fpr(ctx, rc);
switch (fpfn) { /* fn11 & 0x3F */ switch (fpfn) { /* fn11 & 0x3F */
case 0x04: case 0x04:
/* ITOFS */ /* ITOFS */
REQUIRE_REG_31(rb); REQUIRE_REG_31(rb);
t32 = tcg_temp_new_i32(); t32 = tcg_temp_new_i32();
va = load_gpr(ctx, ra); va = load_gpr(ctx, ra);
vc = dest_fpr(ctx, rc);
tcg_gen_trunc_i64_i32(t32, va); tcg_gen_trunc_i64_i32(t32, va);
gen_helper_memory_to_s(vc, t32); gen_helper_memory_to_s(vc, t32);
tcg_temp_free_i32(t32); tcg_temp_free_i32(t32);
@ -2236,7 +2213,8 @@ static ExitStatus translate_one(DisasContext *ctx, uint32_t insn)
case 0x0A: case 0x0A:
/* SQRTF */ /* SQRTF */
REQUIRE_REG_31(ra); REQUIRE_REG_31(ra);
gen_fsqrtf(rb, rc); vb = load_fpr(ctx, rb);
gen_helper_sqrtf(vc, cpu_env, vb);
break; break;
case 0x0B: case 0x0B:
/* SQRTS */ /* SQRTS */
@ -2248,7 +2226,6 @@ static ExitStatus translate_one(DisasContext *ctx, uint32_t insn)
REQUIRE_REG_31(rb); REQUIRE_REG_31(rb);
t32 = tcg_temp_new_i32(); t32 = tcg_temp_new_i32();
va = load_gpr(ctx, ra); va = load_gpr(ctx, ra);
vc = dest_fpr(ctx, rc);
tcg_gen_trunc_i64_i32(t32, va); tcg_gen_trunc_i64_i32(t32, va);
gen_helper_memory_to_f(vc, t32); gen_helper_memory_to_f(vc, t32);
tcg_temp_free_i32(t32); tcg_temp_free_i32(t32);
@ -2257,13 +2234,13 @@ static ExitStatus translate_one(DisasContext *ctx, uint32_t insn)
/* ITOFT */ /* ITOFT */
REQUIRE_REG_31(rb); REQUIRE_REG_31(rb);
va = load_gpr(ctx, ra); va = load_gpr(ctx, ra);
vc = dest_fpr(ctx, rc);
tcg_gen_mov_i64(vc, va); tcg_gen_mov_i64(vc, va);
break; break;
case 0x2A: case 0x2A:
/* SQRTG */ /* SQRTG */
REQUIRE_REG_31(ra); REQUIRE_REG_31(ra);
gen_fsqrtg(rb, rc); vb = load_fpr(ctx, rb);
gen_helper_sqrtg(vc, cpu_env, vb);
break; break;
case 0x02B: case 0x02B:
/* SQRTT */ /* SQRTT */
@ -2278,6 +2255,8 @@ static ExitStatus translate_one(DisasContext *ctx, uint32_t insn)
case 0x15: case 0x15:
/* VAX floating point */ /* VAX floating point */
/* XXX: rounding mode and trap are ignored (!) */ /* XXX: rounding mode and trap are ignored (!) */
vc = dest_fpr(ctx, rc);
vb = load_fpr(ctx, rb);
switch (fpfn) { /* fn11 & 0x3F */ switch (fpfn) { /* fn11 & 0x3F */
case 0x00: case 0x00:
/* ADDF */ /* ADDF */
@ -2330,7 +2309,7 @@ static ExitStatus translate_one(DisasContext *ctx, uint32_t insn)
case 0x2C: case 0x2C:
/* CVTGF */ /* CVTGF */
REQUIRE_REG_31(ra); REQUIRE_REG_31(ra);
gen_fcvtgf(rb, rc); gen_helper_cvtgf(vc, cpu_env, vb);
break; break;
case 0x2D: case 0x2D:
/* CVTGD -- TODO */ /* CVTGD -- TODO */
@ -2339,17 +2318,17 @@ static ExitStatus translate_one(DisasContext *ctx, uint32_t insn)
case 0x2F: case 0x2F:
/* CVTGQ */ /* CVTGQ */
REQUIRE_REG_31(ra); REQUIRE_REG_31(ra);
gen_fcvtgq(rb, rc); gen_helper_cvtgq(vc, cpu_env, vb);
break; break;
case 0x3C: case 0x3C:
/* CVTQF */ /* CVTQF */
REQUIRE_REG_31(ra); REQUIRE_REG_31(ra);
gen_fcvtqf(rb, rc); gen_helper_cvtqf(vc, cpu_env, vb);
break; break;
case 0x3E: case 0x3E:
/* CVTQG */ /* CVTQG */
REQUIRE_REG_31(ra); REQUIRE_REG_31(ra);
gen_fcvtqg(rb, rc); gen_helper_cvtqg(vc, cpu_env, vb);
break; break;
default: default:
goto invalid_opc; goto invalid_opc;