mirror of https://github.com/xemu-project/xemu.git
target/riscv: rvv-1.0: widening floating-point reduction instructions
Signed-off-by: Frank Chang <frank.chang@sifive.com> Reviewed-by: Richard Henderson <richard.henderson@linaro.org> Message-Id: <20211210075704.23951-55-frank.chang@sifive.com> Signed-off-by: Alistair Francis <alistair.francis@wdc.com>
This commit is contained in:
parent
08b60eebc4
commit
b8dd99f2d1
|
@ -2648,7 +2648,14 @@ GEN_OPFVV_TRANS(vfredmax_vs, freduction_check)
|
|||
GEN_OPFVV_TRANS(vfredmin_vs, freduction_check)
|
||||
|
||||
/* Vector Widening Floating-Point Reduction Instructions */
|
||||
GEN_OPFVV_WIDEN_TRANS(vfwredsum_vs, reduction_check)
|
||||
static bool freduction_widen_check(DisasContext *s, arg_rmrr *a)
|
||||
{
|
||||
return reduction_widen_check(s, a) &&
|
||||
require_scale_rvf(s) &&
|
||||
(s->sew != MO_8);
|
||||
}
|
||||
|
||||
GEN_OPFVV_WIDEN_TRANS(vfwredsum_vs, freduction_widen_check)
|
||||
|
||||
/*
|
||||
*** Vector Mask Operations
|
||||
|
|
Loading…
Reference in New Issue