ShuriZma
/
xemu
mirror of https://github.com/xemu-project/xemu.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity

fdc: add CCR (Configuration Control Register) write register 

DIR and CCR registers share the same address ; DIR is read-only
while CCR is write-only

CCR register is used to change media transfer rate, which will be
checked in following changes.

Signed-off-by: Hervé Poussineau <hpoussin@reactos.org>
Signed-off-by: Kevin Wolf <kwolf@redhat.com>
This commit is contained in:
Hervé Poussineau 2012-02-06 22:29:06 +01:00 committed by Kevin Wolf
parent 8510854ee7
commit a758f8f415
1 changed files with 22 additions and 0 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

22
hw/fdc.c
View File

@ -224,6 +224,7 @@ static void fdctrl_write_rate(FDCtrl *fdctrl, uint32_t value);
static uint32_t fdctrl_read_data(FDCtrl *fdctrl); static uint32_t fdctrl_read_data(FDCtrl *fdctrl);
static void fdctrl_write_data(FDCtrl *fdctrl, uint32_t value); static void fdctrl_write_data(FDCtrl *fdctrl, uint32_t value);
static uint32_t fdctrl_read_dir(FDCtrl *fdctrl); static uint32_t fdctrl_read_dir(FDCtrl *fdctrl);
static void fdctrl_write_ccr(FDCtrl *fdctrl, uint32_t value);
enum { enum {
FD_DIR_WRITE = 0, FD_DIR_WRITE = 0,
@ -248,6 +249,7 @@ enum {
FD_REG_DSR = 0x04, FD_REG_DSR = 0x04,
FD_REG_FIFO = 0x05, FD_REG_FIFO = 0x05,
FD_REG_DIR = 0x07, FD_REG_DIR = 0x07,
FD_REG_CCR = 0x07,
}; };
enum { enum {
@ -491,6 +493,9 @@ static void fdctrl_write (void *opaque, uint32_t reg, uint32_t value)
case FD_REG_FIFO: case FD_REG_FIFO:
fdctrl_write_data(fdctrl, value); fdctrl_write_data(fdctrl, value);
break; break;
case FD_REG_CCR:
fdctrl_write_ccr(fdctrl, value);
break;
default: default:
break; break;
} }
@ -881,6 +886,23 @@ static void fdctrl_write_rate(FDCtrl *fdctrl, uint32_t value)
fdctrl->dsr = value; fdctrl->dsr = value;
} }
/* Configuration control register: 0x07 (write) */
static void fdctrl_write_ccr(FDCtrl *fdctrl, uint32_t value)
{
/* Reset mode */
if (!(fdctrl->dor & FD_DOR_nRESET)) {
FLOPPY_DPRINTF("Floppy controller in RESET state !\n");
return;
}
FLOPPY_DPRINTF("configuration control register set to 0x%02x\n", value);
/* Only the rate selection bits used in AT mode, and we
* store those in the DSR.
*/
fdctrl->dsr = (fdctrl->dsr & ~FD_DSR_DRATEMASK) |
(value & FD_DSR_DRATEMASK);
}
static int fdctrl_media_changed(FDrive *drv) static int fdctrl_media_changed(FDrive *drv)
{ {
int ret; int ret;