mirror of https://github.com/xemu-project/xemu.git
virtio,vhost,pci,e1000
Mostly bugfixes, but also some ICH work by Laszlo. Signed-off-by: Michael S. Tsirkin <mst@redhat.com> -----BEGIN PGP SIGNATURE----- Version: GnuPG v1.4.13 (GNU/Linux) iQEcBAABAgAGBQJRL1gUAAoJECgfDbjSjVRpIk4IAL17zSadWgd99ZrH6EtZ3/cw mhuxgm+vRfZPHl82lGC/NthLrTbJ5hpVe1Ff9vrMIkx3OZsh97iqoXS4iPjo9804 Pb5zhDqHJQJDTQKCllb9seu6e5D9Fw3aPp+BcH5QfyEOc/X5l0c5IffRdo6xDT9G 1dDEywntl/wwfCej/kVBu4H7G2/bF7wEMvda7kvBPzZsc6y0TsDSAewk5EX54+/p wRKw8IBa/T2/ldSoBcqPW1Zd2oeuvKhty4vrXlO1UVZi+uTWNmJxUm6Z1GqNInvE im0FGlSxwTJF7nX3JQv6tB46GRL8V/IC5+9I5UJc5nT8ScrX4rIxRbJTnsRkn4Y= =eUQN -----END PGP SIGNATURE----- Merge remote-tracking branch 'mst/tags/for_anthony' into staging virtio,vhost,pci,e1000 Mostly bugfixes, but also some ICH work by Laszlo. Signed-off-by: Michael S. Tsirkin <mst@redhat.com> # gpg: Signature made Thu 28 Feb 2013 07:13:56 AM CST using RSA key ID D28D5469 # gpg: Can't check signature: public key not found # By Michael S. Tsirkin (2) and others # Via Michael S. Tsirkin * mst/tags/for_anthony: Set virtio-serial device to have a default of 2 MSI vectors. ICH9 LPC: Reset Control Register, basic implementation Fix guest OS hang when 64bit PCI bar present e1000: unbreak the guest network migration to 1.3 vhost: memory sync fixes
This commit is contained in:
commit
a6900601ca
25
hw/e1000.c
25
hw/e1000.c
|
@ -131,6 +131,11 @@ typedef struct E1000State_st {
|
|||
} eecd_state;
|
||||
|
||||
QEMUTimer *autoneg_timer;
|
||||
|
||||
/* Compatibility flags for migration to/from qemu 1.3.0 and older */
|
||||
#define E1000_FLAG_AUTONEG_BIT 0
|
||||
#define E1000_FLAG_AUTONEG (1 << E1000_FLAG_AUTONEG_BIT)
|
||||
uint32_t compat_flags;
|
||||
} E1000State;
|
||||
|
||||
#define defreg(x) x = (E1000_##x>>2)
|
||||
|
@ -165,6 +170,14 @@ e1000_link_up(E1000State *s)
|
|||
static void
|
||||
set_phy_ctrl(E1000State *s, int index, uint16_t val)
|
||||
{
|
||||
/*
|
||||
* QEMU 1.3 does not support link auto-negotiation emulation, so if we
|
||||
* migrate during auto negotiation, after migration the link will be
|
||||
* down.
|
||||
*/
|
||||
if (!(s->compat_flags & E1000_FLAG_AUTONEG)) {
|
||||
return;
|
||||
}
|
||||
if ((val & MII_CR_AUTO_NEG_EN) && (val & MII_CR_RESTART_AUTO_NEG)) {
|
||||
e1000_link_down(s);
|
||||
s->phy_reg[PHY_STATUS] &= ~MII_SR_AUTONEG_COMPLETE;
|
||||
|
@ -1120,6 +1133,11 @@ static void e1000_pre_save(void *opaque)
|
|||
{
|
||||
E1000State *s = opaque;
|
||||
NetClientState *nc = qemu_get_queue(s->nic);
|
||||
|
||||
if (!(s->compat_flags & E1000_FLAG_AUTONEG)) {
|
||||
return;
|
||||
}
|
||||
|
||||
/*
|
||||
* If link is down and auto-negotiation is ongoing, complete
|
||||
* auto-negotiation immediately. This allows is to look at
|
||||
|
@ -1141,6 +1159,11 @@ static int e1000_post_load(void *opaque, int version_id)
|
|||
* to link status bit in mac_reg[STATUS].
|
||||
* Alternatively, restart link negotiation if it was in progress. */
|
||||
nc->link_down = (s->mac_reg[STATUS] & E1000_STATUS_LU) == 0;
|
||||
|
||||
if (!(s->compat_flags & E1000_FLAG_AUTONEG)) {
|
||||
return 0;
|
||||
}
|
||||
|
||||
if (s->phy_reg[PHY_CTRL] & MII_CR_AUTO_NEG_EN &&
|
||||
s->phy_reg[PHY_CTRL] & MII_CR_RESTART_AUTO_NEG &&
|
||||
!(s->phy_reg[PHY_STATUS] & MII_SR_AUTONEG_COMPLETE)) {
|
||||
|
@ -1343,6 +1366,8 @@ static void qdev_e1000_reset(DeviceState *dev)
|
|||
|
||||
static Property e1000_properties[] = {
|
||||
DEFINE_NIC_PROPERTIES(E1000State, conf),
|
||||
DEFINE_PROP_BIT("autonegotiation", E1000State,
|
||||
compat_flags, E1000_FLAG_AUTONEG_BIT, true),
|
||||
DEFINE_PROP_END_OF_LIST(),
|
||||
};
|
||||
|
||||
|
|
11
hw/ich9.h
11
hw/ich9.h
|
@ -49,6 +49,15 @@ typedef struct ICH9LPCState {
|
|||
/* 10.1 Chipset Configuration registers(Memory Space)
|
||||
which is pointed by RCBA */
|
||||
uint8_t chip_config[ICH9_CC_SIZE];
|
||||
|
||||
/*
|
||||
* 13.7.5 RST_CNT---Reset Control Register (LPC I/F---D31:F0)
|
||||
*
|
||||
* register contents and IO memory region
|
||||
*/
|
||||
uint8_t rst_cnt;
|
||||
MemoryRegion rst_cnt_mem;
|
||||
|
||||
/* isa bus */
|
||||
ISABus *isa_bus;
|
||||
MemoryRegion rbca_mem;
|
||||
|
@ -103,6 +112,8 @@ typedef struct ICH9LPCState {
|
|||
|
||||
#define ICH9_D2P_A2_REVISION 0x92
|
||||
|
||||
/* D31:F0 LPC Processor Interface */
|
||||
#define ICH9_RST_CNT_IOPORT 0xCF9
|
||||
|
||||
/* D31:F1 LPC controller */
|
||||
#define ICH9_A2_LPC "ICH9 A2 LPC"
|
||||
|
|
|
@ -466,6 +466,7 @@ static void ich9_lpc_reset(DeviceState *qdev)
|
|||
ich9_lpc_rcba_update(lpc, rbca_old);
|
||||
|
||||
lpc->sci_level = 0;
|
||||
lpc->rst_cnt = 0;
|
||||
}
|
||||
|
||||
static const MemoryRegionOps rbca_mmio_ops = {
|
||||
|
@ -498,6 +499,32 @@ static void ich9_lpc_machine_ready(Notifier *n, void *opaque)
|
|||
}
|
||||
}
|
||||
|
||||
/* reset control */
|
||||
static void ich9_rst_cnt_write(void *opaque, hwaddr addr, uint64_t val,
|
||||
unsigned len)
|
||||
{
|
||||
ICH9LPCState *lpc = opaque;
|
||||
|
||||
if (val & 4) {
|
||||
qemu_system_reset_request();
|
||||
return;
|
||||
}
|
||||
lpc->rst_cnt = val & 0xA; /* keep FULL_RST (bit 3) and SYS_RST (bit 1) */
|
||||
}
|
||||
|
||||
static uint64_t ich9_rst_cnt_read(void *opaque, hwaddr addr, unsigned len)
|
||||
{
|
||||
ICH9LPCState *lpc = opaque;
|
||||
|
||||
return lpc->rst_cnt;
|
||||
}
|
||||
|
||||
static const MemoryRegionOps ich9_rst_cnt_ops = {
|
||||
.read = ich9_rst_cnt_read,
|
||||
.write = ich9_rst_cnt_write,
|
||||
.endianness = DEVICE_LITTLE_ENDIAN
|
||||
};
|
||||
|
||||
static int ich9_lpc_initfn(PCIDevice *d)
|
||||
{
|
||||
ICH9LPCState *lpc = ICH9_LPC_DEVICE(d);
|
||||
|
@ -519,9 +546,32 @@ static int ich9_lpc_initfn(PCIDevice *d)
|
|||
lpc->machine_ready.notify = ich9_lpc_machine_ready;
|
||||
qemu_add_machine_init_done_notifier(&lpc->machine_ready);
|
||||
|
||||
memory_region_init_io(&lpc->rst_cnt_mem, &ich9_rst_cnt_ops, lpc,
|
||||
"lpc-reset-control", 1);
|
||||
memory_region_add_subregion_overlap(pci_address_space_io(d),
|
||||
ICH9_RST_CNT_IOPORT, &lpc->rst_cnt_mem,
|
||||
1);
|
||||
|
||||
return 0;
|
||||
}
|
||||
|
||||
static bool ich9_rst_cnt_needed(void *opaque)
|
||||
{
|
||||
ICH9LPCState *lpc = opaque;
|
||||
|
||||
return (lpc->rst_cnt != 0);
|
||||
}
|
||||
|
||||
static const VMStateDescription vmstate_ich9_rst_cnt = {
|
||||
.name = "ICH9LPC/rst_cnt",
|
||||
.version_id = 1,
|
||||
.minimum_version_id = 1,
|
||||
.fields = (VMStateField[]) {
|
||||
VMSTATE_UINT8(rst_cnt, ICH9LPCState),
|
||||
VMSTATE_END_OF_LIST()
|
||||
}
|
||||
};
|
||||
|
||||
static const VMStateDescription vmstate_ich9_lpc = {
|
||||
.name = "ICH9LPC",
|
||||
.version_id = 1,
|
||||
|
@ -535,6 +585,13 @@ static const VMStateDescription vmstate_ich9_lpc = {
|
|||
VMSTATE_UINT8_ARRAY(chip_config, ICH9LPCState, ICH9_CC_SIZE),
|
||||
VMSTATE_UINT32(sci_level, ICH9LPCState),
|
||||
VMSTATE_END_OF_LIST()
|
||||
},
|
||||
.subsections = (VMStateSubsection[]) {
|
||||
{
|
||||
.vmsd = &vmstate_ich9_rst_cnt,
|
||||
.needed = ich9_rst_cnt_needed
|
||||
},
|
||||
{ 0 }
|
||||
}
|
||||
};
|
||||
|
||||
|
|
5
hw/pc.h
5
hw/pc.h
|
@ -216,6 +216,11 @@ int e820_add_entry(uint64_t, uint64_t, uint32_t);
|
|||
.driver = "virtio-blk-pci",\
|
||||
.property = "discard_granularity",\
|
||||
.value = stringify(0),\
|
||||
},{\
|
||||
.driver = "virtio-serial-pci",\
|
||||
.property = "vectors",\
|
||||
/* DEV_NVECTORS_UNSPECIFIED as a uint32_t string */\
|
||||
.value = stringify(0xFFFFFFFF),\
|
||||
}
|
||||
|
||||
#endif
|
||||
|
|
|
@ -330,6 +330,10 @@ static QEMUMachine pc_i440fx_machine_v1_4 = {
|
|||
.driver = "virtio-net-pci", \
|
||||
.property = "mq", \
|
||||
.value = "off", \
|
||||
}, {\
|
||||
.driver = "e1000",\
|
||||
.property = "autonegotiation",\
|
||||
.value = "off",\
|
||||
}
|
||||
|
||||
static QEMUMachine pc_machine_v1_3 = {
|
||||
|
|
27
hw/sysbus.c
27
hw/sysbus.c
|
@ -48,7 +48,8 @@ void sysbus_connect_irq(SysBusDevice *dev, int n, qemu_irq irq)
|
|||
}
|
||||
}
|
||||
|
||||
void sysbus_mmio_map(SysBusDevice *dev, int n, hwaddr addr)
|
||||
static void sysbus_mmio_map_common(SysBusDevice *dev, int n, hwaddr addr,
|
||||
bool may_overlap, unsigned priority)
|
||||
{
|
||||
assert(n >= 0 && n < dev->num_mmio);
|
||||
|
||||
|
@ -61,11 +62,29 @@ void sysbus_mmio_map(SysBusDevice *dev, int n, hwaddr addr)
|
|||
memory_region_del_subregion(get_system_memory(), dev->mmio[n].memory);
|
||||
}
|
||||
dev->mmio[n].addr = addr;
|
||||
memory_region_add_subregion(get_system_memory(),
|
||||
addr,
|
||||
dev->mmio[n].memory);
|
||||
if (may_overlap) {
|
||||
memory_region_add_subregion_overlap(get_system_memory(),
|
||||
addr,
|
||||
dev->mmio[n].memory,
|
||||
priority);
|
||||
}
|
||||
else {
|
||||
memory_region_add_subregion(get_system_memory(),
|
||||
addr,
|
||||
dev->mmio[n].memory);
|
||||
}
|
||||
}
|
||||
|
||||
void sysbus_mmio_map(SysBusDevice *dev, int n, hwaddr addr)
|
||||
{
|
||||
sysbus_mmio_map_common(dev, n, addr, false, 0);
|
||||
}
|
||||
|
||||
void sysbus_mmio_map_overlap(SysBusDevice *dev, int n, hwaddr addr,
|
||||
unsigned priority)
|
||||
{
|
||||
sysbus_mmio_map_common(dev, n, addr, true, priority);
|
||||
}
|
||||
|
||||
/* Request an IRQ source. The actual IRQ object may be populated later. */
|
||||
void sysbus_init_irq(SysBusDevice *dev, qemu_irq *p)
|
||||
|
|
|
@ -56,6 +56,8 @@ void sysbus_init_ioports(SysBusDevice *dev, pio_addr_t ioport, pio_addr_t size);
|
|||
|
||||
void sysbus_connect_irq(SysBusDevice *dev, int n, qemu_irq irq);
|
||||
void sysbus_mmio_map(SysBusDevice *dev, int n, hwaddr addr);
|
||||
void sysbus_mmio_map_overlap(SysBusDevice *dev, int n, hwaddr addr,
|
||||
unsigned priority);
|
||||
void sysbus_add_memory(SysBusDevice *dev, hwaddr addr,
|
||||
MemoryRegion *mem);
|
||||
void sysbus_add_memory_overlap(SysBusDevice *dev, hwaddr addr,
|
||||
|
|
49
hw/vhost.c
49
hw/vhost.c
|
@ -53,10 +53,14 @@ static void vhost_dev_sync_region(struct vhost_dev *dev,
|
|||
log = __sync_fetch_and_and(from, 0);
|
||||
while ((bit = sizeof(log) > sizeof(int) ?
|
||||
ffsll(log) : ffs(log))) {
|
||||
ram_addr_t ram_addr;
|
||||
hwaddr page_addr;
|
||||
hwaddr section_offset;
|
||||
hwaddr mr_offset;
|
||||
bit -= 1;
|
||||
ram_addr = section->offset_within_region + bit * VHOST_LOG_PAGE;
|
||||
memory_region_set_dirty(section->mr, ram_addr, VHOST_LOG_PAGE);
|
||||
page_addr = addr + bit * VHOST_LOG_PAGE;
|
||||
section_offset = page_addr - section->offset_within_address_space;
|
||||
mr_offset = section_offset + section->offset_within_region;
|
||||
memory_region_set_dirty(section->mr, mr_offset, VHOST_LOG_PAGE);
|
||||
log &= ~(0x1ull << bit);
|
||||
}
|
||||
addr += VHOST_LOG_CHUNK;
|
||||
|
@ -65,14 +69,21 @@ static void vhost_dev_sync_region(struct vhost_dev *dev,
|
|||
|
||||
static int vhost_sync_dirty_bitmap(struct vhost_dev *dev,
|
||||
MemoryRegionSection *section,
|
||||
hwaddr start_addr,
|
||||
hwaddr end_addr)
|
||||
hwaddr first,
|
||||
hwaddr last)
|
||||
{
|
||||
int i;
|
||||
hwaddr start_addr;
|
||||
hwaddr end_addr;
|
||||
|
||||
if (!dev->log_enabled || !dev->started) {
|
||||
return 0;
|
||||
}
|
||||
start_addr = section->offset_within_address_space;
|
||||
end_addr = range_get_last(start_addr, section->size);
|
||||
start_addr = MAX(first, start_addr);
|
||||
end_addr = MIN(last, end_addr);
|
||||
|
||||
for (i = 0; i < dev->mem->nregions; ++i) {
|
||||
struct vhost_memory_region *reg = dev->mem->regions + i;
|
||||
vhost_dev_sync_region(dev, section, start_addr, end_addr,
|
||||
|
@ -93,10 +104,18 @@ static void vhost_log_sync(MemoryListener *listener,
|
|||
{
|
||||
struct vhost_dev *dev = container_of(listener, struct vhost_dev,
|
||||
memory_listener);
|
||||
hwaddr start_addr = section->offset_within_address_space;
|
||||
hwaddr end_addr = start_addr + section->size;
|
||||
vhost_sync_dirty_bitmap(dev, section, 0x0, ~0x0ULL);
|
||||
}
|
||||
|
||||
vhost_sync_dirty_bitmap(dev, section, start_addr, end_addr);
|
||||
static void vhost_log_sync_range(struct vhost_dev *dev,
|
||||
hwaddr first, hwaddr last)
|
||||
{
|
||||
int i;
|
||||
/* FIXME: this is N^2 in number of sections */
|
||||
for (i = 0; i < dev->n_mem_sections; ++i) {
|
||||
MemoryRegionSection *section = &dev->mem_sections[i];
|
||||
vhost_sync_dirty_bitmap(dev, section, first, last);
|
||||
}
|
||||
}
|
||||
|
||||
/* Assign/unassign. Keep an unsorted array of non-overlapping
|
||||
|
@ -268,16 +287,15 @@ static inline void vhost_dev_log_resize(struct vhost_dev* dev, uint64_t size)
|
|||
{
|
||||
vhost_log_chunk_t *log;
|
||||
uint64_t log_base;
|
||||
int r, i;
|
||||
int r;
|
||||
|
||||
log = g_malloc0(size * sizeof *log);
|
||||
log_base = (uint64_t)(unsigned long)log;
|
||||
r = ioctl(dev->control, VHOST_SET_LOG_BASE, &log_base);
|
||||
assert(r >= 0);
|
||||
for (i = 0; i < dev->n_mem_sections; ++i) {
|
||||
/* Sync only the range covered by the old log */
|
||||
vhost_sync_dirty_bitmap(dev, &dev->mem_sections[i], 0,
|
||||
dev->log_size * VHOST_LOG_CHUNK - 1);
|
||||
/* Sync only the range covered by the old log */
|
||||
if (dev->log_size) {
|
||||
vhost_log_sync_range(dev, 0, dev->log_size * VHOST_LOG_CHUNK - 1);
|
||||
}
|
||||
if (dev->log) {
|
||||
g_free(dev->log);
|
||||
|
@ -1014,10 +1032,7 @@ void vhost_dev_stop(struct vhost_dev *hdev, VirtIODevice *vdev)
|
|||
hdev->vqs + i,
|
||||
hdev->vq_index + i);
|
||||
}
|
||||
for (i = 0; i < hdev->n_mem_sections; ++i) {
|
||||
vhost_sync_dirty_bitmap(hdev, &hdev->mem_sections[i],
|
||||
0, (hwaddr)~0x0ull);
|
||||
}
|
||||
vhost_log_sync_range(hdev, 0, ~0x0ull);
|
||||
|
||||
hdev->started = false;
|
||||
g_free(hdev->log);
|
||||
|
|
|
@ -975,6 +975,9 @@ static int virtio_serial_init_pci(PCIDevice *pci_dev)
|
|||
if (!vdev) {
|
||||
return -1;
|
||||
}
|
||||
|
||||
/* backwards-compatibility with machines that were created with
|
||||
DEV_NVECTORS_UNSPECIFIED */
|
||||
vdev->nvectors = proxy->nvectors == DEV_NVECTORS_UNSPECIFIED
|
||||
? proxy->serial.max_virtserial_ports + 1
|
||||
: proxy->nvectors;
|
||||
|
@ -1155,7 +1158,7 @@ static const TypeInfo virtio_net_info = {
|
|||
|
||||
static Property virtio_serial_properties[] = {
|
||||
DEFINE_PROP_BIT("ioeventfd", VirtIOPCIProxy, flags, VIRTIO_PCI_FLAG_USE_IOEVENTFD_BIT, true),
|
||||
DEFINE_PROP_UINT32("vectors", VirtIOPCIProxy, nvectors, DEV_NVECTORS_UNSPECIFIED),
|
||||
DEFINE_PROP_UINT32("vectors", VirtIOPCIProxy, nvectors, 2),
|
||||
DEFINE_PROP_HEX32("class", VirtIOPCIProxy, class_code, 0),
|
||||
DEFINE_VIRTIO_COMMON_FEATURES(VirtIOPCIProxy, host_features),
|
||||
DEFINE_PROP_UINT32("max_ports", VirtIOPCIProxy, serial.max_virtserial_ports, 31),
|
||||
|
|
|
@ -2088,7 +2088,8 @@ static void x86_cpu_apic_init(X86CPU *cpu, Error **errp)
|
|||
/* NOTE: the APIC is directly connected to the CPU - it is not
|
||||
on the global memory bus. */
|
||||
/* XXX: what if the base changes? */
|
||||
sysbus_mmio_map(SYS_BUS_DEVICE(env->apic_state), 0, MSI_ADDR_BASE);
|
||||
sysbus_mmio_map_overlap(SYS_BUS_DEVICE(env->apic_state), 0,
|
||||
MSI_ADDR_BASE, 0x1000);
|
||||
apic_mapped = 1;
|
||||
}
|
||||
}
|
||||
|
|
Loading…
Reference in New Issue