mirror of https://github.com/xemu-project/xemu.git
hw/ssi: ibex_spi: fixup typos in ibex_spi_host
This patch fixes up minor typos in ibex_spi_host Signed-off-by: Wilfred Mallawa <wilfred.mallawa@wdc.com> Reviewed-by: Alistair Francis <alistair.francis@wdc.com> Reviewed-by: Andrew Jones <ajones@ventanamicro.com> Message-Id: <20220823061201.132342-2-wilfred.mallawa@opensource.wdc.com> Signed-off-by: Alistair Francis <alistair.francis@wdc.com>
This commit is contained in:
parent
99d6b11b5b
commit
a44558636a
|
@ -172,7 +172,7 @@ static void ibex_spi_host_irq(IbexSPIHostState *s)
|
||||||
& R_INTR_STATE_SPI_EVENT_MASK;
|
& R_INTR_STATE_SPI_EVENT_MASK;
|
||||||
int err_irq = 0, event_irq = 0;
|
int err_irq = 0, event_irq = 0;
|
||||||
|
|
||||||
/* Error IRQ enabled and Error IRQ Cleared*/
|
/* Error IRQ enabled and Error IRQ Cleared */
|
||||||
if (error_en && !err_pending) {
|
if (error_en && !err_pending) {
|
||||||
/* Event enabled, Interrupt Test Error */
|
/* Event enabled, Interrupt Test Error */
|
||||||
if (s->regs[IBEX_SPI_HOST_INTR_TEST] & R_INTR_TEST_ERROR_MASK) {
|
if (s->regs[IBEX_SPI_HOST_INTR_TEST] & R_INTR_TEST_ERROR_MASK) {
|
||||||
|
@ -434,7 +434,7 @@ static void ibex_spi_host_write(void *opaque, hwaddr addr,
|
||||||
case IBEX_SPI_HOST_TXDATA:
|
case IBEX_SPI_HOST_TXDATA:
|
||||||
/*
|
/*
|
||||||
* This is a hardware `feature` where
|
* This is a hardware `feature` where
|
||||||
* the first word written TXDATA after init is omitted entirely
|
* the first word written to TXDATA after init is omitted entirely
|
||||||
*/
|
*/
|
||||||
if (s->init_status) {
|
if (s->init_status) {
|
||||||
s->init_status = false;
|
s->init_status = false;
|
||||||
|
@ -487,7 +487,7 @@ static void ibex_spi_host_write(void *opaque, hwaddr addr,
|
||||||
break;
|
break;
|
||||||
case IBEX_SPI_HOST_ERROR_STATUS:
|
case IBEX_SPI_HOST_ERROR_STATUS:
|
||||||
/*
|
/*
|
||||||
* Indicates that any errors that have occurred.
|
* Indicates any errors that have occurred.
|
||||||
* When an error occurs, the corresponding bit must be cleared
|
* When an error occurs, the corresponding bit must be cleared
|
||||||
* here before issuing any further commands
|
* here before issuing any further commands
|
||||||
*/
|
*/
|
||||||
|
|
Loading…
Reference in New Issue